欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8766EDSRV 参数 Datasheet PDF下载

WM8766EDSRV图片预览
型号: WM8766EDSRV
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192KHZ 6通道DAC [24 BIT 192KHZ 6 CHANNEL DAC]
分类和应用:
文件页数/大小: 32 页 / 327 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8766EDSRV的Datasheet PDF文件第9页浏览型号WM8766EDSRV的Datasheet PDF文件第10页浏览型号WM8766EDSRV的Datasheet PDF文件第11页浏览型号WM8766EDSRV的Datasheet PDF文件第12页浏览型号WM8766EDSRV的Datasheet PDF文件第14页浏览型号WM8766EDSRV的Datasheet PDF文件第15页浏览型号WM8766EDSRV的Datasheet PDF文件第16页浏览型号WM8766EDSRV的Datasheet PDF文件第17页  
Preliminary Technical Data  
WM8766  
The automute function detects a series of ZERO value audio samples of 1024 samples long being  
applied to both channels. After such an event, a latch is set whose output (AUTOMUTED) is wire  
OR’ed through a 10kresistor to the MUTE pin. Thus if the MUTE pin is not being driven, the  
automute function will assert mute.  
If MUTE is tied low, AUTOMUTED is overridden and will not mute unless the IZD register bit is set. If  
MUTE is driven from a bi-directional source, then both MUTE and automute functions are available. If  
MUTE is not driven, AUTOMUTED appears as a weak output (10ksource impedance) and can be  
used to drive external mute circuits. AUTOMUTED will be removed as soon as any channel receives  
a non-ZERO input.  
A diagram showing how the various Mute modes interact is shown below Figure 8.  
IZD (Register Bit)  
AUTOMUTED  
(Internal Signal)  
10k  
SOFTMUTE  
(Internal  
Signal)  
MUTE  
PIN  
MUTE (Register Bit)  
Figure 8 Selection Logic for MUTE Modes  
INPUT FORMAT SELECTION  
In hardware mode, ML/I2S and MC/IWL become input controls for selection of input data format type  
and input data word length for the DAC.  
ML/I2S  
MC/IWL  
INPUT DATA MODE  
24-bit right justified  
0
0
1
0
1
0
20-bit right justified  
16-bit I2S  
24-bit I2S  
1
1
Table 7 Input Format Selection  
Note:  
In 24 bit I2S mode, any width of 24 bits or less is supported provided that the left/right clocks  
(LRCLK) are high for a minimum of 24 bit clocks (BCLK) and low for a minimum of 24 bit clocks. If  
exactly 32 bit clocks occur in one left/right clock (16 high, 16 low) the chip will auto detect and run a  
16 bit data mode.  
DE-EMPHASIS CONTROL  
In hardware mode, the MD/DM pin becomes an input control for selection of de-emphasis filtering to  
be applied.  
MD/DM  
DE-EMPHASIS  
0
Off  
On  
1
Table 8 De-emphasis Control  
PTD Rev 2.3 February 2004  
13  
w
 复制成功!