WM8725
Production Data
SYSTEM CLOCK
The system clock is used to operate the digital filters and the noise shaping circuits. The
system clock input is at pin 14 (SCKI). The frequency of WM8725’s system clock should be
set to 256fs or 384fs, (where fs is the audio sampling frequency). The sample rate is typically:
32 kHz, 44.1 kHz, 48 kHz or 96kHz.
WM8725 has a system clock detection circuit that automatically determines whether the
system clock being supplied is at 256fs or 384fs. The system clock should be synchronised
with LRCIN, but WM8725 is tolerant of phase differences. Severe distortion in the phase
difference between LRCIN and the system clock will be detected, and cause the device to
automatically resynchronise. During resynchronisation, the output of the device will either
repeat the previous sample, or drop the next sample, depending on the nature of the phase
slip. This will ensure minimal “click“ at the analogue outputs during resynchronisation.
tSCKIL
SCKI
tSCKIH
Figure 5 System Clock Timing Requirements
SYSTEM CLOCK FREQUENCY
SAMPLING
(MHz)
RATE (LRCIN)
256fs
384fs
32 kHz
8.192
12.288
44.1 kHz
48 kHz
96kHz
11.2896
12.288
24.5761
16.9340
18.432
36.8641
Table 5 System Clock Frequencies Versus Sampling Rate
Notes:
1
96kHz sample rate at either 256fs or 384fs are only supported with 5V supplies.
LRCIN
tBCH
tBCL
tLB
BCKIN
DIN
tBL
tBCY
tDS
tDH
Figure 6 Audio Data Input Timing
PD, Rev 4.3, February 2012
10
w
WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
