Product Preview
WM8591
ADC MUTE
Each ADC channel also has an individual mute control bit, which mutes the input to the ADC PGA.
By setting the LRBOTH bit (reg22, bit 8) both channels can be muted simultaneously.
REGISTER ADDRESS
R21 (15h)
BIT
LABEL
DEFAULT
DESCRIPTION
ADC Mute Select
1
MUTELA
0
0010101
0 : Normal Operation
1: mute ADC left
ADC Mute Left
R21 (15h)
0
MUTERA
0
ADC Mute Select
0001111
0 : Normal Operation
1: mute ADC right
ADC Mute Right
DE-EMPHASIS MODE
The De-emphasis filter for the DAC is enabled under the control of DEEMP.
REGISTER ADDRESS
R9 (09h)
BIT
LABEL
DEFAULT
DESCRIPTION
De-emphasis Mode Select:
0 : Normal Mode
0
DEEMPH
0
0001001
DAC De-emphasis
Control
1: De-emphasis Mode
Refer to Figure 30, Figure 31, Figure 32, Figure 33, Figure 34 and Figure 35 for details of the De-
Emphasis modes at different sample rates.
POWERDOWN MODE AND ADC/DAC DISABLE
Setting the PDWN register bit immediately powers down the WM8591, including the references,
overriding all other powerdown control bits. All trace of the previous input samples is removed, but all
control register settings are preserved. When PDWN is cleared, the digital filters will be re-initialised.
It is recommended that the buffer, ADC and DAC are powered down before setting PDWN.
REGISTER ADDRESS
R13 (0Dh)
BIT
LABEL
DEFAULT
DESCRIPTION
Power Down Mode Select:
0 : Normal Mode
0
PDWN
0
0001101
Powerdown Control
1: Power Down Mode
The ADC and DAC may also be powered down by setting the ADCPD and DACPD disable bits.
Setting ADCPD will disable the ADC and select a low power mode. The ADC digital filters will be
reset and will reinitialise when ADCPD is reset. The DAC has a separate disable DACPD. Setting
DACPD will disable the DAC, mixer and output PGAs. Resetting DACPD will reinitialise the digital
filters.
REGISTER ADDRESS
R13 (0Dh)
BIT
LABEL
DEFAULT
DESCRIPTION
ADC Powerdown:
1
ADCPD
0
0001101
0 : Normal Mode
1: Power Down Mode
DAC Powerdown:
Powerdown Control
2
DACPD
0
0 : Normal Mode
1: Power Down Mode
PP Rev 1.0 May 2005
27
w