欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8326GEFL/RV 参数 Datasheet PDF下载

WM8326GEFL/RV图片预览
型号: WM8326GEFL/RV
PDF下载: 下载PDF文件 查看货源
内容描述: 处理器电源管理子系统 [Processor Power Management Subsystem]
分类和应用:
文件页数/大小: 255 页 / 1340 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8326GEFL/RV的Datasheet PDF文件第235页浏览型号WM8326GEFL/RV的Datasheet PDF文件第236页浏览型号WM8326GEFL/RV的Datasheet PDF文件第237页浏览型号WM8326GEFL/RV的Datasheet PDF文件第238页浏览型号WM8326GEFL/RV的Datasheet PDF文件第240页浏览型号WM8326GEFL/RV的Datasheet PDF文件第241页浏览型号WM8326GEFL/RV的Datasheet PDF文件第242页浏览型号WM8326GEFL/RV的Datasheet PDF文件第243页  
Production Data  
WM8326  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
8 = DC-DC1 DVS Done  
REFER TO  
9 = DC-DC2 DVS Done  
10 = External Power Enable1  
11 = External Power Enable2  
12 = System Supply Good (SYSOK)  
13 = Converter Power Good (PWR_GOOD)  
14 = External Power Clock (2MHz)  
15 = Auxiliary Reset  
XTAL_ENA  
Crystal Oscillator Enable  
2
0
0 = Disabled at all times  
1 = Enabled in OFF, ON, SLEEP states  
(Note that the BACKUP behaviour is determined by  
XTAL_BKUPENA.)  
This field can only be written to by loading configuration  
settings from OTP/ICE. In all other cases, this field is  
Read Only.  
XTAL_INH  
Crystal Start-Up Inhibit  
0 = Disabled  
1
0
1 = Enabled  
When XTAL_INH=0, the internal RC oscillator will  
provide CLKOUT until the crystal oscillator is valid.  
When XTAL_INH=1, the ‘ON’ transition is inhibited until  
the crystal oscillator is valid.  
Register 781Ah GPIO1 OTP Control  
REGISTER  
ADDRESS  
BIT  
LABEL  
GP2_DIR  
DEFAULT  
DESCRIPTION  
REFER TO  
R30747  
(781Bh)  
GPIO2 pin direction  
0 = Output  
15  
1
GPIO2 OTP  
Control  
1 = Input  
GP2_PULL  
[1:0]  
GPIO2 Pull-Up / Pull-Down configuration  
00 = No pull resistor  
01 = Pull-down enabled  
10 = Pull-up enabled  
11 = Reserved  
14:13  
01  
GP2_INT_MOD  
E
GPIO2 Interrupt Mode  
12  
0
0 = GPIO interrupt is rising edge triggered (if  
GP2_POL=1) or falling edge triggered (if GP2_POL=0)  
1 = GPIO interrupt is triggered on rising and falling  
edges  
GP2_PWR_DO  
M
GPIO2 Power Domain select  
0 = DBVDD  
11  
10  
9
0
1
0
0
1 = PMICVDD (LDO12)  
GPIO2 Polarity select  
0 = Inverted (active low)  
1 = Non-Inverted (active high)  
GPIO2 Output pin configuration  
0 = CMOS  
GP2_POL  
GP2_OD  
GP2_ENA  
1 = Open Drain  
GPIO2 Enable control  
0 = GPIO pin is tri-stated  
1 = Normal operation  
8
PD, June 2012, Rev 4.0  
239  
w
 复制成功!