欢迎访问ic37.com |
会员登录 免费注册
发布采购

W90N745CDG 参数 Datasheet PDF下载

W90N745CDG图片预览
型号: W90N745CDG
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器 [16/32-bit ARM microcontroller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 422 页 / 2455 K
品牌: WINBOND [ WINBOND ]
 浏览型号W90N745CDG的Datasheet PDF文件第85页浏览型号W90N745CDG的Datasheet PDF文件第86页浏览型号W90N745CDG的Datasheet PDF文件第87页浏览型号W90N745CDG的Datasheet PDF文件第88页浏览型号W90N745CDG的Datasheet PDF文件第90页浏览型号W90N745CDG的Datasheet PDF文件第91页浏览型号W90N745CDG的Datasheet PDF文件第92页浏览型号W90N745CDG的Datasheet PDF文件第93页  
W90N745CD/W90N745CDG  
The unlock all operation is used to unlock the whole D-Cache. This operation is performed on all cache  
lines. In case a line is locked, it is unlocked and starts to operate as regular valid cache line. In case a  
line is not locked or if it is invalid, no operation is performed. To unlock the whole cache, set the ULKA  
and DCAH bits.  
6.4.5 Write Buffer  
The W90N745 provides a write buffer to improve system performance. The write buffer can buffer up to  
eight words of data. The write buffer may be enabled or be disabled via the WRBEN bit in the CAHCNF  
register, and the buffer is disabled and flushed on reset.  
Drain write buffer  
To force data, this is in write buffer, to be written to external main memory. This operation is useful in real  
time applications where the processor needs to be sure that a write to a peripheral has completed before  
program execution continues.  
To perform this command, you can set the DRWB and DCAH bits in CAHCON register.  
6.4.6 Cache Control Registers Map  
REGISTER  
ADDRESS  
R/W  
DESCRIPTION  
RESET VALUE  
CAHCNF  
R/W Cache configuration register  
R/W Cache control register  
R/W Cache address register  
R/W Cache test register 0  
0x0000_0000  
0xFFF0_2000  
0xFFF0_2004  
0xFFF0_2008  
CAHCON  
CAHADR  
CTEST0  
CTEST1  
0x0000_0000  
0x0000_0000  
0x0000_0000  
0x0000_0000  
0xFFF6_0000  
0xFFF6_0004  
R
Cache test register 1  
- 84 -  
 
 复制成功!