欢迎访问ic37.com |
会员登录 免费注册
发布采购

W90N745CDG 参数 Datasheet PDF下载

W90N745CDG图片预览
型号: W90N745CDG
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器 [16/32-bit ARM microcontroller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 422 页 / 2455 K
品牌: WINBOND [ WINBOND ]
 浏览型号W90N745CDG的Datasheet PDF文件第83页浏览型号W90N745CDG的Datasheet PDF文件第84页浏览型号W90N745CDG的Datasheet PDF文件第85页浏览型号W90N745CDG的Datasheet PDF文件第86页浏览型号W90N745CDG的Datasheet PDF文件第88页浏览型号W90N745CDG的Datasheet PDF文件第89页浏览型号W90N745CDG的Datasheet PDF文件第90页浏览型号W90N745CDG的Datasheet PDF文件第91页  
W90N745CD/W90N745CDG  
6.4.4 Data Cache  
The W90N745 data cache (D-Cache) is a 4KB two-way set associative cache. The cache organization is  
128 sets, two lines per set, and four words per line. Cache lines are aligned on 4-word boundaries in  
memory. The cache is designed for buffer write-through mode of operation and a least recently used  
(LRU) replacement algorithm is used to select a line when no empty lines are available.  
When D-Cache is disabled, the cache memory is served as 4KB On-chip RAM.  
The D-Cache is always disabled on reset.  
The following is a list of the data cache features:  
y
y
y
y
y
y
y
y
y
4K bytes data cache  
Two-way set associative  
Four words in a cache line  
LRU replacement policy  
Lockable on a per-line basis  
Critical word first, burst access  
Buffer Write-through mode  
8 words write buffer  
Drain write buffer  
Data Cache Operation  
On a data fetch, bits 10-4 of the data’s address point into the cache to retrieve the tags and data of one  
set. The tags from both ways are then compared against bits 30-11 of the data’s address. If a match is  
found and the matched entry is valid, then it is a cache hit. If neither tags match nor the matched tag is  
not valid, it is a cache miss.  
Data Cache Read  
Read HitOn a cache hit, the requested word is immediately transferred to the core.  
Read MissA line in the cache is selected to hold the data, which will be fetched from memory. The  
selection algorithm gives first priority to invalid lines and if both lines are invalid the line in way zero is  
selected first. If neither of the two candidate lines in the selected set is invalid, then one of the lines is  
selected by the LRU algorithm to replace. The transfer begins with the aligned word containing the  
missed data (critical word first), followed by the remaining word in the line, then by the word at the  
beginning of the line (wraparound). As the missed word is received from the bus, it is delivered directly to  
the core.  
Data Cache Write  
As buffer write-through mode, store operations always update memory. The buffer write-through mode is  
used when external memory and internal cache images must always agree.  
- 82 -  
 
 复制成功!