欢迎访问ic37.com |
会员登录 免费注册
发布采购

W90N745CDG 参数 Datasheet PDF下载

W90N745CDG图片预览
型号: W90N745CDG
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器 [16/32-bit ARM microcontroller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 422 页 / 2455 K
品牌: WINBOND [ WINBOND ]
 浏览型号W90N745CDG的Datasheet PDF文件第363页浏览型号W90N745CDG的Datasheet PDF文件第364页浏览型号W90N745CDG的Datasheet PDF文件第365页浏览型号W90N745CDG的Datasheet PDF文件第366页浏览型号W90N745CDG的Datasheet PDF文件第368页浏览型号W90N745CDG的Datasheet PDF文件第369页浏览型号W90N745CDG的Datasheet PDF文件第370页浏览型号W90N745CDG的Datasheet PDF文件第371页  
W90N745CD/W90N745CDG  
PWM Prescaler Register (PWM_PPR)  
REGISTER  
PWM_PPR  
ADDRESS  
R/W  
DESCRIPTION  
RESET VALUE  
0xFFF8_7000 R/W PWM Prescaler Register  
0x0000_0000  
31  
23  
15  
7
30  
22  
14  
6
29  
21  
13  
5
28  
20  
12  
4
27  
19  
11  
3
26  
18  
10  
2
25  
17  
9
24  
16  
8
DZI1  
DZI0  
CP1  
CP0  
1
0
BITS  
DESCRIPTIONS  
DZI1: Dead zone interval register 1, these 8-bit determine dead zone  
length.  
[31:24]  
DZI1  
DZI0  
CP1  
The 1 unit time of dead zone length is received from clock selector 2.  
DZI0: Dead zone interval register 0, these 8-bit determine dead zone  
length.  
[23:16]  
[15:8]  
The 1 unit time of dead zone length is received from clock selector 0.  
CP1 : Clock prescaler 1 for PWM Timer channel 2 & 3  
Clock input is divided by (CP1 + 1) before it is fed to the counter. 2 & 3  
If CP1=0, then the prescaler 1 output clock will be stopped.  
CP0 : Clock prescaler 0 for PWM Timer channel 0 & 1  
Clock input is divided by (CP0 + 1) before it is fed to the counter. 0 & 1  
If CP0=0, then the prescaler 0 output clock will be stopped.  
[7:0]  
CP0  
- 362 -  
 复制成功!