欢迎访问ic37.com |
会员登录 免费注册
发布采购

W90N745CDG 参数 Datasheet PDF下载

W90N745CDG图片预览
型号: W90N745CDG
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器 [16/32-bit ARM microcontroller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 422 页 / 2455 K
品牌: WINBOND [ WINBOND ]
 浏览型号W90N745CDG的Datasheet PDF文件第189页浏览型号W90N745CDG的Datasheet PDF文件第190页浏览型号W90N745CDG的Datasheet PDF文件第191页浏览型号W90N745CDG的Datasheet PDF文件第192页浏览型号W90N745CDG的Datasheet PDF文件第194页浏览型号W90N745CDG的Datasheet PDF文件第195页浏览型号W90N745CDG的Datasheet PDF文件第196页浏览型号W90N745CDG的Datasheet PDF文件第197页  
W90N745CD/W90N745CDG  
Continued.  
BITS  
DESCRIPTION  
OverCurrentIndicator  
This bit reflects the state of the OVRCUR pin. This field is only valid  
if NoOverCurrentProtection and OverCurrentProtectionMode are  
cleared.  
[1]  
[0]  
OVRCI  
LOPS  
0 = No over-current condition  
1 = Over-current condition  
(Read) LocalPowerStatus  
Not Supported. Always read '0'.  
(Write) ClearGlobalPower  
Writing a '1' issues a ClearGlobalPower command to the ports.  
Writing a '0' has no effect.  
Host Controller Root Hub Port Status [1][2]  
This register is reset by the USBRESET state.  
RESET  
VALUE  
REGISTER  
ADDRESS  
R/W  
DESCRIPTION  
HcRhPortStatus [1]  
HcRhPortStatus [2]  
0xFFF0_5054  
0xFFF0_5058  
R/W Host Controller Root Hub Port Status [1]  
R/W Host Controller Root Hub Port Status [2]  
0x0000_0000  
0x0000_0000  
31  
30  
22  
29  
21  
28  
27  
Reserved  
26  
25  
24  
23  
15  
7
20  
PRSC  
19  
POCIC  
18  
PSSC  
17  
PESC  
16  
CSC  
Reserved  
14  
13  
5
12  
Reserved  
11  
10  
9
8
LSDA  
PPS  
0
6
4
3
2
1
Reserved  
SPR  
CPS  
SPS  
SPE  
DRM  
BITS  
DESCRIPTION  
[31:21]  
Reserved  
PRSC  
Reserved. Read/Write 0's  
PortResetStatusChange  
This bit indicates that the port reset signal has completed.  
0 = Port reset is not complete.  
[20]  
1 = Port reset is complete.  
- 188 -  
 复制成功!