欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83697 参数 Datasheet PDF下载

W83697图片预览
型号: W83697
PDF下载: 下载PDF文件 查看货源
内容描述: WINBOND I / O [WINBOND I/O]
分类和应用:
文件页数/大小: 167 页 / 1048 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83697的Datasheet PDF文件第44页浏览型号W83697的Datasheet PDF文件第45页浏览型号W83697的Datasheet PDF文件第46页浏览型号W83697的Datasheet PDF文件第47页浏览型号W83697的Datasheet PDF文件第49页浏览型号W83697的Datasheet PDF文件第50页浏览型号W83697的Datasheet PDF文件第51页浏览型号W83697的Datasheet PDF文件第52页  
W83697HF/F  
Media ID1 Media ID0 (Bit 7, 6):  
These two bits are read only. These two bits reflect the value of CR8 bit 3, 2.  
Drive type ID1 Drive type ID0 (Bit 5, 4):  
These two bits reflect two of the bits of CR7. Which two bits are reflected depends on the last drive  
selected in the DO REGISTER.  
Floppy Boot drive 1, 0 (Bit 3, 2):  
These two bits reflect the value of CR8 bit 1, 0.  
Tape Sel 1, Tape Sel 0 (Bit 1, 0):  
These two bits assign a logical drive number to the tape drive. Drive 0 is not available as a tape drive and  
is reserved as the floppy disk boot drive.  
TAPE SEL 1  
TAPE SEL 0  
DRIVE SELECTED  
0
0
1
1
0
1
0
1
None  
1
2
3
3.2.5  
Main Status Register (MS Register) (Read base address + 4)  
The Main Status Register is used to control the flow of data between the microprocessor and the  
controller. The bit definitions for this register are as follows:  
6
0
7
5
4
3
2
1
FDD 0 Busy, (D0B = 1), FDD number 0 is in the SEEK mode.  
FDD 1 Busy, (D1B = 1), FDD number 1 is in the SEEK mode.  
FDD 2 Busy, (D2B = 1), FDD number 2 is in the SEEK mode.  
FDD 3 Busy, (D3B = 1), FDD number 3 is in the SEEK mode.  
FDC Busy, (CB). A read or write command is in the process when CB = HIGH.  
Non-DMA mode, the FDC is in the non-DMA mode, this bit is set only during the  
execution phase in non-DMA mode.  
Transition to LOW state indicates execution phase has ended.  
DATA INPUT/OUTPUT, (DIO). If DIO= HIGH then transfer is from Data Register to the processor.  
If DIO = LOW then transfer is from processor to Data Register.  
Request for Master (RQM). A high on this bit indicates Data Register is ready to send or receive data to or from the processor.  
Publication Release Date: Feb. 2002  
- 39 -  
Revision 0.70  
 复制成功!