欢迎访问ic37.com |
会员登录 免费注册
发布采购

W332M72V-133SBM 参数 Datasheet PDF下载

W332M72V-133SBM图片预览
型号: W332M72V-133SBM
PDF下载: 下载PDF文件 查看货源
内容描述: 32Mx72同步DRAM [32Mx72 Synchronous DRAM]
分类和应用: 存储内存集成电路动态存储器
文件页数/大小: 15 页 / 473 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号W332M72V-133SBM的Datasheet PDF文件第7页浏览型号W332M72V-133SBM的Datasheet PDF文件第8页浏览型号W332M72V-133SBM的Datasheet PDF文件第9页浏览型号W332M72V-133SBM的Datasheet PDF文件第10页浏览型号W332M72V-133SBM的Datasheet PDF文件第12页浏览型号W332M72V-133SBM的Datasheet PDF文件第13页浏览型号W332M72V-133SBM的Datasheet PDF文件第14页浏览型号W332M72V-133SBM的Datasheet PDF文件第15页  
W332M72V-XSBX  
White Electronic Designs  
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CHARACTERISTICS  
(NOTES 5, 6, 8, 9, 11)  
-100  
-125  
-133  
Parameter  
Symbol  
Unit  
Min  
Max  
7
Min  
Max  
6
Min  
Max  
5.5  
6
CL = 3  
CL = 2  
tAC  
tAC  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ms  
Access time from CLK (pos.  
edge)  
7
6
Address hold time  
Address setup time  
CLK high-level width  
CLK low-level width  
tAH  
1
2
1
2
0.8  
1.5  
2.5  
2.5  
7.5  
10  
tAS  
tCH  
3
3
tCL  
3
3
CL = 3  
CL = 2  
tCK  
10  
13  
1
8
Clock cycle time (22)  
tCK  
10  
1
CKE hold time  
CKE setup time  
tCKH  
tCKS  
tCMH  
tCMS  
tDH  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
2
2
CS#, RAS#, CAS#, WE#, DQM hold time  
CS#, RAS#, CAS#, WE#, DQM setup time  
Data-in hold time  
1
1
2
2
1
1
Data-in setup time  
tDS  
2
2
CL = 3 (10)  
Data-out high-impedance time  
CL = 2 (10)  
tHZ  
7
7
6
6
5.5  
6
tHZ  
Data-out low-impedance time  
tLZ  
1
3
1
3
1
3
Data-out hold time (load)  
tOH  
tOHN  
tRAS  
tRC  
Data-out hold time (no load) (26)  
ACTIVE to PRECHARGE command  
ACTIVE to ACTIVE command period  
ACTIVE to READ or WRITE delay  
1.8  
50  
70  
20  
1.8  
50  
68  
20  
1.8  
50  
68  
20  
120,000  
120,000  
120,000  
tRCD  
tREF  
Refresh period (8,192 rows) – Commercial,  
Industrial  
64  
16  
64  
16  
64  
16  
Refresh period (8,192 rows) – Military  
AUTO REFRESH period  
tREF  
tRFC  
tRP  
ms  
ns  
ns  
ns  
ns  
70  
20  
20  
0.3  
70  
20  
20  
0.3  
70  
20  
20  
0.3  
PRECHARGE command period  
ACTIVE bank A to ACTIVE bank B command  
Transition time (7)  
tRRD  
tT  
1.2  
1.2  
1.2  
(23)  
1 CLK + 7ns  
1 CLK + 7ns  
1 CLK +  
7.5ns  
WRITE recovery time  
(24)  
tWR  
15  
80  
15  
80  
15  
75  
ns  
ns  
Exit SELF REFRESH to ACTIVE command  
tXSR  
Ju;y 2006  
Rev. 3  
11  
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com  
 复制成功!