欢迎访问ic37.com |
会员登录 免费注册
发布采购

VG36648041CT 参数 Datasheet PDF下载

VG36648041CT图片预览
型号: VG36648041CT
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS同步动态RAM [CMOS Synchronous Dynamic RAM]
分类和应用:
文件页数/大小: 70 页 / 948 K
品牌: VML [ VANGUARD INTERNATIONAL SEMICONDUCTOR ]
 浏览型号VG36648041CT的Datasheet PDF文件第14页浏览型号VG36648041CT的Datasheet PDF文件第15页浏览型号VG36648041CT的Datasheet PDF文件第16页浏览型号VG36648041CT的Datasheet PDF文件第17页浏览型号VG36648041CT的Datasheet PDF文件第19页浏览型号VG36648041CT的Datasheet PDF文件第20页浏览型号VG36648041CT的Datasheet PDF文件第21页浏览型号VG36648041CT的Datasheet PDF文件第22页  
Preliminary  
VG36648041CT  
CMOS Synchronous Dynamic RAM  
VIS  
8.Auto Precharge  
During a read or write command cycle, A10 controls whether auto precharge is selected. If A10 is high  
in the read or write command (Read with Auto precharge command or Write with Auto precharge com-  
mand), auto precharge is selected and begins automatically after the burst access.  
In the write cycle, tDAL(min.) must be satisfied before asserting the next activate command to the bank  
being precharged.  
When using auto precharge in the read cycle, knowing when the precharge starts is important because  
the next activate command to the bank being precharged cannot be executed until the precharge cycle  
ends. Once auto precharge has started, an activate command to the bank can be asserted after tRP has  
been satisfied.  
A Read or Write command without auto - precharge can be terminated in the midst of a burst operation.  
However, a Read or Write command with auto - precharge can not be interrupted by the same bank com-  
mands before the entire burst operation is completed. Therefore use of the same bank Read, Write, Pre-  
charge or Burst Stop command is prohibited during a read or write cycle with auto - precharge. It should be  
noted that the device will not respond to the Auto - Precharge command if the device is programmed for full  
page burst read or write cycles.  
The timing when the auto precharge cycle begins depends both on both the CAS Iatency programmed  
into the mode register and whether the cycle is read or write.  
8.1 Read with Auto Precharge  
During a READA cycle, the auto precharge begins one clock earlier (CL = 2) or two clocks earlier  
(CL = 3) than the last word output.  
READ with AUTO PRECHARGE  
Burst lengh = 4  
T0  
T1  
T3  
T6  
T2  
T4  
T5  
T7  
T8  
CLK  
No New Command to Bank B  
Auto precharge starts  
Command  
READA B  
CAS latency = 2  
Hi - Z  
DQ  
QB0  
QB1  
QB2  
QB3  
No New Command to Bank B  
Auto precharge starts  
Command  
READA B  
CAS latency = 3  
Hi - Z  
DQ  
QB3  
QB0  
QB2  
QB1  
Remark READA means READ with AUTO PRECHARGE  
Document : 1G5-0153  
Rev.1  
Page18  
 复制成功!