欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC8062QH 参数 Datasheet PDF下载

VSC8062QH图片预览
型号: VSC8062QH
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5Gb / s的16位复用器/解复用器芯片组 [2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset]
分类和应用: 解复用器
文件页数/大小: 20 页 / 683 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC8062QH的Datasheet PDF文件第4页浏览型号VSC8062QH的Datasheet PDF文件第5页浏览型号VSC8062QH的Datasheet PDF文件第6页浏览型号VSC8062QH的Datasheet PDF文件第7页浏览型号VSC8062QH的Datasheet PDF文件第9页浏览型号VSC8062QH的Datasheet PDF文件第10页浏览型号VSC8062QH的Datasheet PDF文件第11页浏览型号VSC8062QH的Datasheet PDF文件第12页  
VITESSE  
SEMICONDUCTOR CORPORATION  
Data Sheet  
2.5Gb/s 16-Bit  
Multiplexer/Demultiplexer Chipset  
VSC8061/VSC8062  
Coupling for Inputs  
Figure 7: AC-Coupling for DCLK, DCLKN Inputs  
Chip Boundary  
VCC = GND  
DCLK  
ZO  
CIN  
-1.32V  
-1.32V  
RT = ZO  
R| | = 1kW  
VTT  
DCLKN  
CSE  
VTT  
VTT = -2V  
C
C
typ = 0.1mF  
IN  
typ = 0.1mF for single-ended applications  
SE  
(Capacitor values are selected for DCLK = 155Mb/s.)  
DCLK, DCLKN Inputs  
Internal biasing will position the reference voltage of approximately -1.32V on both the true and comple-  
ment inputs. This input can either be DC-coupled or AC-coupled; it can also be driven single-ended or differen-  
tially. Figure 7 shows the configuration for a single-ended, AC-coupling operation. In the case of direct  
coupling and single-ended input, it is recommended that a stable V  
mentary input.  
for ECL levels be used for the comple-  
REF  
High-Speed Clock and Serial Data Inputs  
It is recommended that all high-speed clock and serial data inputs (CLK/CLKN for the VSC8061; DI/DIN  
and CLK/CLKN for the VSC8062) be AC-coupled. Figure 8 shows the configuration for a single-ended AC-  
coupling operation.  
In most situations, these inputs will have high transition density and little DC offset. However, in cases  
where this does not hold, direct DC connection is possible. The following is to assist in this application.  
All serial data and clock inputs have the same circuit topology, as shown in Figure 8. The reference voltage  
is created by a resistor divider as shown. If the input signal is driven differentially and DC-coupled to the part,  
the mid-point of the input signal swing should be centered about this reference voltage and not exceed the max-  
imum allowable amplitude. For single-ended, DC-coupling operations, it is recommended the user provide an  
external reference voltage which has better temperature and power supply noise rejection than the on-chip resis-  
tor divider. The external reference should have a nominal value as indicated in the table and can be connected to  
either side of the differential gate.  
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012  
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com  
Internet: www.vitesse.com  
Page 8  
G52069-0, Rev 4.3  
05/11/01  
 复制成功!