欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC7212 参数 Datasheet PDF下载

VSC7212图片预览
型号: VSC7212
PDF下载: 下载PDF文件 查看货源
内容描述: 千兆互连芯片 [Gigabit Interconnect Chip]
分类和应用:
文件页数/大小: 34 页 / 505 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC7212的Datasheet PDF文件第10页浏览型号VSC7212的Datasheet PDF文件第11页浏览型号VSC7212的Datasheet PDF文件第12页浏览型号VSC7212的Datasheet PDF文件第13页浏览型号VSC7212的Datasheet PDF文件第15页浏览型号VSC7212的Datasheet PDF文件第16页浏览型号VSC7212的Datasheet PDF文件第17页浏览型号VSC7212的Datasheet PDF文件第18页  
VITESSE  
SEMICONDUCTOR CORPORATION  
Preliminary Data Sheet  
Gigabit Interconnect Chip  
VSC7212  
Receiver State Machine  
The VSC7212 contains a Loss of Synchronization State Machine (LSSM) which is responsible for  
detecting and handling loss of bit and word clock synchronization in a controlled manner. There are three states  
in the LSSM: LOSS_OF_SYNC, RESYNC and SYNC_ACQUIRED as shown in the state diagram of Figure 9.  
The RESYNC state is entered when a 10-bit word has been received which contains the 7-bit Commapattern  
(e.g., a K28.5 IDLE character). After entering the RESYNC state, the VSC7212 will stay in it until a valid,  
non-Commatransmission is received, then it transitions to the SYNC_ACQUIRED state indicating a normal  
operating condition. The RESYNC state is re-entered if four consecutive Commasare received or if a single  
Commais received that changes the 10B character framing boundary. The LOSS_OF_SYNC state is entered  
whenever four consecutive invalid transmissions have been detected or when the occurrences of invalid  
transmission outnumber those of valid transmission by four. The relative occurrences of invalid vs. valid  
transmissions are monitored with a simple up/down counter that increments when an invalid transmission is  
detected and decrements otherwise. The LSSM transitions to the LOSS_OF_SYNC state when the counter  
reaches four, and the counter is reset. A state diagram for the invalid transmission counter is shown in  
Figure 10. The VSC7212 receiver will stay in the LOSS_OF_SYNC state until a valid Commapattern is  
detected. Note that the RESYNC state is entered whenever the 10B framing boundary is changed, and whenever  
the Word Sync Sequence is received. When ENDEC is LOW, the LSSM logic is disabled.  
Figure 9: State Diagram of the Loss of Synchronization State Machine  
Valid Comma”  
(K28.1, K28.5, K28.7)  
RESYNC  
ERR=1  
KCH=1  
IDLE=1  
Valid Non-Comma”  
Valid Comma”  
Invalid Transmission  
Four Consecutive Commas”  
or  
Mis-Aligned Comma”  
Four Consecutive  
LOSS_OF_SYNC  
SYNC_ACQUIRED  
Invalid Transmissions  
or  
ERR=1  
KCH=1  
IDLE=0  
ERR=0  
KCH=X  
IDLE=X  
ERR=1  
KCH=0  
IDLE=X  
or  
Invalid minus Valid  
Transmissions is > 4  
© VITESSE SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012  
Tel: (800)-VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com  
Internet: www.vitesse.com  
Page 14  
G52268-0, Rev 3.3  
04/10/01  
 复制成功!