欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC5130A-TA 参数 Datasheet PDF下载

TMC5130A-TA图片预览
型号: TMC5130A-TA
PDF下载: 下载PDF文件 查看货源
内容描述: [POWER DRIVER FOR STEPPER MOTORS]
分类和应用: 驱动
文件页数/大小: 128 页 / 2861 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC5130A-TA的Datasheet PDF文件第107页浏览型号TMC5130A-TA的Datasheet PDF文件第108页浏览型号TMC5130A-TA的Datasheet PDF文件第109页浏览型号TMC5130A-TA的Datasheet PDF文件第110页浏览型号TMC5130A-TA的Datasheet PDF文件第112页浏览型号TMC5130A-TA的Datasheet PDF文件第113页浏览型号TMC5130A-TA的Datasheet PDF文件第114页浏览型号TMC5130A-TA的Datasheet PDF文件第115页  
TMC5130A DATASHEET (Rev. 1.14 / 2017-MAY-15)  
111  
CFG1 AND CFG2: SETS MICROSTEP RESOLUTION FOR STEP INPUT  
CFG2, CFG1  
GND, GND  
GND, VCC_IO  
GND, open  
VCC_IO, GND  
VCC_IO, VCC_IO  
VCC_IO, open  
open, GND  
open, VCC_IO  
Microsteps  
1 (Fullstep)  
2 (Halfstep)  
2 (Halfstep)  
4 (Quarterstep)  
16 µsteps  
4 (Quarterstep)  
16 µsteps  
4 (Quarterstep)  
Interpolation  
N
N
Y, to 256 µsteps  
N
N
Y, to 256 µsteps  
Y, to 256 µsteps  
Y, to 256 µsteps stealthChop  
Chopper Mode  
spreadCycle  
Registers  
MRES=8, intpol=0  
MRES=7, intpol=0  
MRES=7, intpol=1  
MRES=6, intpol=0  
MRES=4, intpol=0  
MRES=6, intpol=1  
MRES=4, intpol=1  
MRES=6, intpol=1,  
en_PWM_mode=1  
MRES=4, intpol=1,  
en_PWM_mode=1  
open, open  
16 µsteps  
Y, to 256 µsteps  
CFG3: SETS MODE OF CURRENT SETTING  
CFG3  
Current Setting  
Registers  
GND  
Internal reference voltage. Current scale set by sense  
resistors, only.  
VCC_IO  
open  
Internal sense resistors. Use analog input current on internal_Rsense=1  
AIN as reference current for internal sense resistor.  
This setting gives best results when combined with  
stealthChop voltage PWM chopper.  
External reference voltage on pin AIN. Current scale set I_scale_analog=1  
by sense resistors and scaled by AIN.  
CFG4: SETS CHOPPER HYSTERESIS (TUNING OF ZERO CROSSING PRECISION)  
CFG4  
GND  
HEND Setting  
5 (recommended, most universal choice)  
Registers  
HEND=7  
VCC_IO  
open  
9
13  
HEND=11  
HEND=15  
CFG5: SETS CHOPPER BLANK TIME (DURATION OF BLANKING OF SWITCHING SPIKE)  
CFG5  
GND  
VCC_IO  
open  
Blank time (in number of clock cycles)  
16  
24 (recommended, most universal choice)  
36  
Registers  
TBL=%00  
TBL=%01  
TBL=%10  
www.trinamic.com  
 复制成功!