欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS512MDOM40V 参数 Datasheet PDF下载

TS512MDOM40V图片预览
型号: TS512MDOM40V
PDF下载: 下载PDF文件 查看货源
内容描述: 40针IDE闪存模块 [40-Pin IDE Flash Module]
分类和应用: 闪存
文件页数/大小: 52 页 / 1356 K
品牌: TRANSCEND [ TRANSCEND INFORMATION. INC. ]
 浏览型号TS512MDOM40V的Datasheet PDF文件第39页浏览型号TS512MDOM40V的Datasheet PDF文件第40页浏览型号TS512MDOM40V的Datasheet PDF文件第41页浏览型号TS512MDOM40V的Datasheet PDF文件第42页浏览型号TS512MDOM40V的Datasheet PDF文件第44页浏览型号TS512MDOM40V的Datasheet PDF文件第45页浏览型号TS512MDOM40V的Datasheet PDF文件第46页浏览型号TS512MDOM40V的Datasheet PDF文件第47页  
Transcend 40-Pin IDE Flash Module  
128MB ~ 8GB  
Initiating an Ultra DMA Data-Out Burst  
An Ultra DMA Data-out burst is initiated by following the steps lettered below. The timing diagram is  
shown in below: Ultra DMA Data-Out Burst Initiation Timing. The timing parameters are specified in Page  
12: Ultra DMA Data Burst Timing Requirements and are described in Page 13:Ultra DMA Data Burst  
Timing Descriptions.  
The following steps shall occur in the order they are listed unless otherwise specifically allowed:  
(a) The host shall keep -DMACK in the negated state before an Ultra DMA data burst is initiated.  
(b) The device shall assert DMARQ to initiate an Ultra DMA data burst.  
(c) Steps (c), (d), and (e) may occur in any order or at the same time. The host shall assert STOP.  
(d) The host shall assert HSTROBE.  
(e) In True IDE mode, the host shall not assert -CS0, -CS1, nor A[02:00].  
(f) Steps (c), (d), and (e) shall have occurred at least tACK before the host asserts -DMACK.The host shall  
keep -DMACK asserted until the end of an Ultra DMA data burst.  
(g) The device may negate -DDMARDY tZIORDY after the host has asserted -DMACK. While operating in  
True IDE mode, once the device has negated -DDMARDY, the device shall not release -DDMARDY  
until after the host has negated DMACK at the end of an Ultra DMA data burst.  
(h) The host shall negate STOP within tENV after asserting -DMACK. The host shall not assert STOP until  
after the first negation of HSTROBE.  
(i) The device shall assert -DDMARDY within tLI after the host has negated STOP. After asserting  
DMARQ and -DDMARDY the device shall not negate either signal until after the first negation of  
HSTROBE by the host.  
(j) The host shall drive the first word of the data transfer onto D[15:00]. This step may occur any time  
during Ultra DMA data burst initiation.  
(k) To transfer the first word of data: the host shall negate HSTROBE no sooner than tUI after the device  
has asserted -DDMARDY. The host shall negate HSTROBE no sooner than tDVS after the driving the  
first word of data onto D[15:00].  
43  
Transcend Information Inc.  
Ver 1.7  
 复制成功!