TVP5160
SLES135E–FEBRUARY 2005–REVISED APRIL 2011
www.ti.com
Table 3-46. Output Formatter Control 5
Subaddress 37h
Default
FFh
7
6
5
4
3
2
1
0
C_5 [1:0]
C_4 [1:0]
C_3 [1:0]
C_2 [1:0]
C_5 [1:0]: C_5 pin function select
00 = C_5 is 0b output
01 = C_5 is 1b output
10 = Reserved
11 = C_5 is logic input (default). In this mode the pin is used as GPIO.
C_4 [1:0]: C_4 pin function select
00 = C_4 is 0b output
01 = C_4 is 1b output
10 = Reserved
11 = C_4 is logic input (default). In this mode the pin is used as GPIO.
C_3 [1:0]: C_3 pin function select
00 = C_3 is 0b output
01 = C_3 is 1b output
10 = Reserved
11 = C_3 is logic input (default). In this mode the pin is used as GPIO.
C_2 [1:0]: C_2 pin function select
00 = C_2 is 0b output
01 = C_2 is 1b output
10 = Reserved
11 = C_2 is logic input (default). In this mode the pin is used as GPIO.
Table 3-47. Output Formatter Control 6
Subaddress 38h
Default
FFh
7
6
5
4
3
2
1
0
C_9 [1:0]
C_8 [1:0]
C_7 [1:0]
C_6 [1:0]
C_9 [1:0]: C_9 pin function select
00 = C_9 is 0b output
01 = C_9 is 1b output
10 = Reserved
11 = C_9 is logic input (default). In this mode the pin is used as GPIO.
Note: If overlay is enabled, then C[9] functions as FSO regardless of the setting of register 38h.
C_8 [1:0]: C_8 pin function select
00 = C_8 is 0b output
01 = C_8 is 1b output
10 = Reserved
11 = C_8 is logic input (default). In this mode the pin is used as GPIO.
C_7 [1:0]: C_7 pin function select
00 = C_7 is 0b output
01 = C_7 is 1b output
10 = Reserved
11 = C_7 is logic input (default). In this mode the pin is used as GPIO.
C_6 [1:0]: C_6 pin function select
00 = C_6 is 0b output
01 = C_6 is 1b output
10 = Reserved
11 = C_6 is logic input (default). In this mode the pin is used as GPIO.
60
Internal Control Registers
Copyright © 2005–2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: TVP5160