欢迎访问ic37.com |
会员登录 免费注册
发布采购

TVP5160PNP 参数 Datasheet PDF下载

TVP5160PNP图片预览
型号: TVP5160PNP
PDF下载: 下载PDF文件 查看货源
内容描述: NTSC / PAL / SECAM /组件2×10位数字视频解码器 [NTSC/PAL/SECAM/Component 2x10-Bit Digital Video Decoder]
分类和应用: 解码器
文件页数/大小: 111 页 / 1417 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TVP5160PNP的Datasheet PDF文件第7页浏览型号TVP5160PNP的Datasheet PDF文件第8页浏览型号TVP5160PNP的Datasheet PDF文件第9页浏览型号TVP5160PNP的Datasheet PDF文件第10页浏览型号TVP5160PNP的Datasheet PDF文件第12页浏览型号TVP5160PNP的Datasheet PDF文件第13页浏览型号TVP5160PNP的Datasheet PDF文件第14页浏览型号TVP5160PNP的Datasheet PDF文件第15页  
TVP5160  
www.ti.com  
SLES135EFEBRUARY 2005REVISED APRIL 2011  
generate an output video stream. This improves the overlay picture quality when the external FSO and  
digital RGB signals are generated by an asynchronous source.  
SCART 4x oversampled fast switching between component RGB input and CBVS input  
The SCART overlay control signal (FSS) is oversampled at 4x the pixel clock frequency. The phase of  
this signal is used to mix between the CVBS input and the analog RGB inputs. This improves the  
analog overlay picture quality when the external FSS and analog video signals are generated by an  
asynchronous source.  
Analog video output  
Buffered analog output with automatic PGA  
Supports NTSC (J, M, 4.43), PAL (B, D, G, H, I, M, N, Nc, 60), SECAM (B, D, G, K, K1, L), CVBS, and  
S-Video  
Twelve analog video input terminals for multi-source connection  
User-programmable video output formats  
10-bit ITU-R BT.656 4:2:2 YCbCr with embedded syncs  
20-bit 4:2:2 YCbCr with discrete syncs  
10-bit 4:2:2 YCbCr with discrete syncs  
2× sampled raw VBI data in active video during a vertical blanking period  
Sliced VBI data during a horizontal blanking period  
HS/VS outputs with programmable position, polarity, and width and FID (Field ID) output  
Composite and S-Video processing  
Adaptive 3D/2D Y/C separation using 5-line adaptive comb filter for composite video inputs;  
chroma-trap available  
Automatic video standard detection and switching (NTSC/PAL/SECAM/progressive)  
Luma-peaking with programmable gain  
Output data rates either 1× or 2× pixel rate  
Patented architecture for locking to weak, noisy, or unstable signals  
Single 14.31818-MHz reference crystal for all standards (ITU-R.BT601 sampling, interlaced or  
progressive)  
Line-locked internal pixel sampling clock generation with horizontal and vertical lock signal outputs  
Certified Macrovision copy protection detection on composite and S-Video inputs (NTSC, PAL)  
Genlock output (RTC) for downstream video encoder synchronization  
Vertical blank interval data processor  
Teletext (NABTS, WST)  
Closed caption (CC) and extended data service (XDS)  
Wide screen signaling (WSS)  
Copy generation management system (CGMS)  
Video program system (VPS/PDC)  
Vertical interval time code (VITC)  
EPG video guide 1×/2× (Gemstar)  
V-Chip decoding  
Custom mode  
Register readback of CC, CGMS, WSS, VPS, VITC, V-Chip, EPG 1× and 2× sliced data, CGMS-A  
and RC for progressive signals.  
I2C host port interface  
"Blue" screen output  
Macrovision copy protection detection circuit (types 1, 2, and 3) on both interlaced and progressive  
signals  
Macrovision detection on standard definition signals of types 1, 2, and 3, and to Revision 1.2 for  
Copyright © 20052011, Texas Instruments Incorporated  
Introduction  
11  
Submit Documentation Feedback  
focus.ti.com: TVP5160  
 复制成功!