欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS54386PWPR 参数 Datasheet PDF下载

TPS54386PWPR图片预览
型号: TPS54386PWPR
PDF下载: 下载PDF文件 查看货源
内容描述: 3 -A双路非同步转换器,集成高边MOSFET [3-A DUAL NON-SYNCHRONOUS CONVERTER WITH INTEGRATED HIGH-SIDE MOSFET]
分类和应用: 转换器稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管
文件页数/大小: 52 页 / 1214 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS54386PWPR的Datasheet PDF文件第23页浏览型号TPS54386PWPR的Datasheet PDF文件第24页浏览型号TPS54386PWPR的Datasheet PDF文件第25页浏览型号TPS54386PWPR的Datasheet PDF文件第26页浏览型号TPS54386PWPR的Datasheet PDF文件第28页浏览型号TPS54386PWPR的Datasheet PDF文件第29页浏览型号TPS54386PWPR的Datasheet PDF文件第30页浏览型号TPS54386PWPR的Datasheet PDF文件第31页  
TPS54383, TPS54386  
www.ti.com  
SLUS774BAUGUST 2007REVISED OCTOBER 2007  
Dual Supply Operation  
It is possible to operate a TPS5438x from two supply voltages. If this application is desired, then the sequencing  
of the supplies must be such that PVDD2 is above the UVLO voltage before PVDD1 begins to rise. This level  
requirement ensures that the internal regulator and the control circuitry are in operation before PVDD1 supplies  
energy to the output. In addition, Output 1 must be held in the disabled state (EN1 high) until there is sufficient  
voltage on PVDD1 to support Output 1 in regulation. (See the Operating Near Maximum Duty Cycle section.)  
The preferred sequence of events is:  
1. PVDD2 rises above the input UVLO voltage  
2. PVDD1 rises with Output 1 disabled until PVDD1 rises above level to support Output 1 regulation.  
With these two conditions satisfied, there is no restriction on PVDD2 to be greater than, or less than PVDD1.  
DESIGN HINT  
An R-C delay on EN1 may be used to delay the startup of Output1 for a long enough  
period of time to ensure that PVDD1 can support Output 1 load.  
Cascading Supply Operation  
It is possible to source PVDD1 from Output 2 as depicted in Figure 34 and Figure 35. This configuration may be  
preferred if the input voltage is high, relative to the voltage on Output 1.  
V
IN  
TPS54383  
1
2
3
4
5
6
7
PVDD1 PVDD2 14  
BOOT1 BOOT2 13  
OUTPUT1  
OUTPUT2  
SW1  
GND  
EN1  
EN2  
FB1  
SW2 12  
BP 11  
SEQ 10  
ILIM2  
FB2  
9
8
UDG-07015  
Figure 34. Schematic Showing Cascading PVDD1 from Output 2  
Copyright © 2007, Texas Instruments Incorporated  
Submit Documentation Feedback  
27  
Product Folder Link(s): TPS54383 TPS54386  
 
 复制成功!