欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28335ZHHA 参数 Datasheet PDF下载

TMS320F28335ZHHA图片预览
型号: TMS320F28335ZHHA
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置PC时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28335ZHHA的Datasheet PDF文件第171页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第172页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第173页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第174页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第176页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第177页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第178页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第179页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
www.ti.com  
SPRS439IJUNE 2007REVISED MARCH 2011  
Table 6-56. McBSP Switching Characteristics(1) (2)  
NO.  
PARAMETER  
Cycle time, CLKR/X  
MIN  
MAX UNIT  
M1  
M2  
M3  
M4  
tc(CKRX)  
tw(CKRXH)  
tw(CKRXL)  
CLKR/X int  
CLKR/X int  
CLKR/X int  
CLKR int  
CLKR ext  
CLKX int  
CLKX ext  
CLKX int  
CLKX ext  
CLKX int  
CLKX ext  
CLKX int  
CLKX ext  
CLKX int  
CLKX ext  
2P  
ns  
(3)  
(3)  
Pulse duration, CLKR/X high  
D – 5  
D + 5  
ns  
ns  
ns  
(3)  
(3)  
Pulse duration, CLKR/X low  
C – 5  
C + 5  
td(CKRH-FRV)  
Delay time, CLKR high to internal FSR valid  
0
3
0
3
4
27  
4
M5  
M6  
M7  
td(CKXH-FXV)  
tdis(CKXH-DXHZ)  
td(CKXH-DXV)  
Delay time, CLKX high to internal FSX valid  
ns  
ns  
ns  
27  
8
Disable time, CLKX high to DX high impedance  
following last data bit  
14  
9
Delay time, CLKX high to DX valid.  
This applies to all bits except the first bit transmitted.  
28  
8
Delay time, CLKX high to DX valid  
DXENA = 0  
14  
Only applies to first bit transmitted when DXENA = 1  
in Data Delay 1 or 2 (XDATDLY=01b or  
10b) modes  
P + 8  
P + 14  
M8  
M9  
ten(CKXH-DX)  
Enable time, CLKX high to DX driven  
DXENA = 0  
CLKX int  
CLKX ext  
CLKX int  
CLKX ext  
0
6
ns  
Only applies to first bit transmitted when DXENA = 1  
in Data Delay 1 or 2 (XDATDLY=01b or  
10b) modes  
P
P + 6  
td(FXH-DXV)  
Delay time, FSX high to DX valid  
DXENA = 0  
FSX int  
FSX ext  
FSX int  
FSX ext  
FSX int  
FSX ext  
FSX int  
FSX ext  
8
14  
ns  
ns  
Only applies to first bit transmitted when DXENA = 1  
in Data Delay 0 (XDATDLY=00b) mode.  
P + 8  
P + 14  
M10 ten(FXH-DX)  
Enable time, FSX high to DX driven  
DXENA = 0  
0
6
Only applies to first bit transmitted when DXENA = 1  
in Data Delay 0 (XDATDLY=00b) mode  
P
P + 6  
(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that  
signal are also inverted.  
(2) 2P = 1/CLKG in ns.  
(3) C = CLKRX low pulse width = P  
D = CLKRX high pulse width = P  
Copyright © 2007–2011, Texas Instruments Incorporated  
Electrical Specifications  
175  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232