SPRS439I – JUNE 2007 – REVISED MARCH 2011
www.ti.com
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
6-36
6-37
6-38
6-39
6-40
6-41
6-42
6-43
6-44
6-45
6-46
6-47
6-48
6-49
6-50
6-51
6-52
8
Clocking and Nomenclature (100-MHz Devices)
...........................................................................
Input Clock Frequency
.........................................................................................................
.............................................................................
XCLKIN Timing Requirements – PLL Disabled
............................................................................
XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)
......................................................
Power Management and Supervisory Circuit Solutions
...................................................................
Reset (XRS) Timing Requirements
..........................................................................................
General-Purpose Output Switching Characteristics
........................................................................
General-Purpose Input Timing Requirements
..............................................................................
IDLE Mode Timing Requirements
...........................................................................................
IDLE Mode Switching Characteristics
.......................................................................................
STANDBY Mode Timing Requirements
.....................................................................................
STANDBY Mode Switching Characteristics
................................................................................
HALT Mode Timing Requirements
...........................................................................................
HALT Mode Switching Characteristics
......................................................................................
ePWM Timing Requirements
.................................................................................................
ePWM Switching Characteristics
............................................................................................
Trip-Zone Input Timing Requirements
......................................................................................
High-Resolution PWM Characteristics at SYSCLKOUT = (60 –150 MHz)
..............................................
Enhanced Capture (eCAP) Timing Requirement
..........................................................................
eCAP Switching Characteristics
.............................................................................................
Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
..................................................
eQEP Switching Characteristics
.............................................................................................
External ADC Start-of-Conversion Switching Characteristics
.............................................................
External Interrupt Timing Requirements
....................................................................................
External Interrupt Switching Characteristics
................................................................................
I2C Timing
......................................................................................................................
SPI Master Mode External Timing (Clock Phase = 0)
....................................................................
SPI Master Mode External Timing (Clock Phase = 1)
....................................................................
SPI Slave Mode External Timing (Clock Phase = 0)
......................................................................
SPI Slave Mode External Timing (Clock Phase = 1)
......................................................................
Relationship Between Parameters Configured in XTIMING and Duration of Pulse
...................................
XINTF Clock Configurations
..................................................................................................
External Interface Read Timing Requirements
.............................................................................
External Interface Read Switching Characteristics
.........................................................................
External Interface Write Switching Characteristics
.........................................................................
External Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State)
...................................
External Interface Read Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
External Interface Write Switching Characteristics (Ready-on-Write, 1 Wait State)
...................................
Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
.......................................
Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
......................................
XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK)
......................................................
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
.................................................
ADC Electrical Characteristics (over recommended operating conditions)
............................................
ADC Power-Up Delays
.........................................................................................................
Typical Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)
..............................
XCLKIN Timing Requirements – PLL Enabled
List of Tables
Copyright © 2007–2011, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
