欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28335ZJZS 参数 Datasheet PDF下载

TMS320F28335ZJZS图片预览
型号: TMS320F28335ZJZS
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置PC时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28335ZJZS的Datasheet PDF文件第176页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第177页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第178页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第179页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第181页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第182页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第183页浏览型号TMS320F28335ZJZS的Datasheet PDF文件第184页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
SPRS439IJUNE 2007REVISED MARCH 2011  
www.ti.com  
Table 6-63. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)  
MASTER  
SLAVE  
MIN MAX  
NO.  
UNIT  
MIN  
30  
1
MAX  
M58 tsu(DRV-CKXL)  
M59 th(CKXL-DRV)  
M60 tsu(FXL-CKXL)  
M61 tc(CKX)  
Setup time, DR valid before CLKX low  
Hold time, DR valid after CLKX low  
Setup time, FSX low before CLKX low  
Cycle time, CLKX  
8P – 10  
ns  
ns  
ns  
ns  
8P – 10  
16P + 10  
16P  
2P(1)  
(1) 2P = 1/CLKG  
Table 6-64. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)(1)  
MASTER(2)  
MIN  
SLAVE  
MIN  
NO.  
PARAMETER  
UNIT  
MAX  
MAX  
M53  
M54  
M56  
th(CKXH-FXL)  
td(FXL-CKXL)  
Hold time, FSX low after CLKX high  
Delay time, FSX low to CLKX low  
P
2P(1)  
ns  
ns  
ns  
tdis(CKXH-DXHZ)  
Disable time, DX high impedance following last  
data bit from CLKX high  
P + 6  
7P + 6  
4P + 6  
M57  
td(FXL-DXV)  
Delay time, FSX low to DX valid  
6
ns  
(1) 2P = 1/CLKG  
(2) C = CLKX low pulse width = P  
D = CLKX high pulse width = P  
For all SPI slave modes, CLKX must be a minimum of 8 CLKG cycles. Also CLKG should be LSPCLK/2  
by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency  
is LSPCLK/16 , that is 4.6875 MHz and P = 13.3 ns.  
M61  
M60  
MSB  
M54  
LSB  
CLKX  
FSX  
DX  
M53  
M56  
M55  
M57  
Bit 0  
Bit(n-1)  
(n-2)  
(n-3)  
(n-4)  
M58  
M59  
(n-2)  
DR  
Bit 0  
Bit(n-1)  
(n-3)  
(n-4)  
Figure 6-40. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1  
180  
Electrical Specifications  
Copyright © 2007–2011, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232