www.ti.com
SPRS439I – JUNE 2007 – REVISED MARCH 2011
6.16.2 McBSP as SPI Master or Slave Timing
Table 6-57. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)
NO.
M30
M31
M32
M33
(1)
t
su(DRV-CKXL)
t
h(CKXL-DRV)
t
su(BFXL-CKXH)
t
c(CKX)
Setup time, DR valid before CLKX low
Hold time, DR valid after CLKX low
Setup time, FSX low before CLKX high
Cycle time, CLKX
2P
(1)
MASTER
MIN
30
1
MAX
SLAVE
MIN
8P – 10
8P – 10
8P + 10
16P
MAX
UNIT
ns
ns
ns
ns
2P = 1/CLKG
Table 6-58. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)
NO.
M24
M25
M28
M29
(1)
t
h(CKXL-FXL)
t
d(FXL-CKXH)
t
dis(FXH-DXHZ)
t
d(FXL-DXV)
PARAMETER
Hold time, FSX low after CLKX low
Delay time, FSX low to CLKX high
Disable time, DX high impedance following
last data bit from FSX high
Delay time, FSX low to DX valid
MASTER
MIN
2P
(1)
P
6
6
6P + 6
4P + 6
MAX
SLAVE
MIN
MAX
UNIT
ns
ns
ns
ns
2P = 1/CLKG
For all SPI slave modes, CLKX has to be minimum 8 CLKG cycles. Also CLKG should be LSPCLK/2 by
setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency will
be LSPCLK/16 , that is 4.6875 MHz and P = 13.3 ns.
LSB
CLKX
M24
FSX
M28
M29
M25
M32
MSB
M33
DX
Bit 0
M30
Bit(n-1)
(n-2)
M31
(n-3)
(n-4)
DR
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Figure 6-37. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
Copyright © 2007–2011, Texas Instruments Incorporated
Electrical Specifications
177
Product Folder Link(s):
TI [ TEXAS INSTRUMENTS ]
