TMS320TCI6487
TMS320TCI6488
Communications Infrastructure Digital Signal Processor
www.ti.com
SPRS358F–APRIL 2007–REVISED AUGUST 2008
Table 8-68. RapidIO Control Registers (continued)
HEX ADDRESS
02D0 0598
02D0 059C
02D0 05A0
02D0 05A4
02D0 05A8
02D0 05AC
02D0 05B0
02D0 05B4
02D0 05B8
02D0 05BC
ACRONYM
REGISTER NAME
RIO_Queue6_TxDMA_CP
RIO_Queue7_TxDMA_CP
RIO_Queue8_TxDMA_CP
RIO_Queue9_TxDMA_CP
RIO_Queue10_TxDMA_CP
RIO_Queue11_TxDMA_CP
RIO_Queue12_TxDMA_CP
RIO_Queue13_TxDMA_CP
RIO_Queue14_TxDMA_CP
RIO_Queue15_TxDMA_CP
-
RapidIO Queue6 TX DMA Completion Pointer Register
RapidIO Queue7 TX DMA Completion Pointer Register
RapidIO Queue8 TX DMA Completion Pointer Register
RapidIO Queue9 TX DMA Completion Pointer Register
RapidIO Queue10 TX DMA Completion Pointer Register
RapidIO Queue11 TX DMA Completion Pointer Register
RapidIO Queue12 TX DMA Completion Pointer Register
RapidIO Queue13 TX DMA Completion Pointer Register
RapidIO Queue14 TX DMA Completion Pointer Register
RapidIO Queue15 TX DMA Completion Pointer Register
Reserved
02D0 05C0 - 02D0 05FC
02D0 0600
RIO_Queue0_RxDMA_HDP
RapidIO Queue0 RX DMA Head Descriptor Pointer
Register
02D0 0604
02D0 0608
02D0 060C
02D0 0610
02D0 0614
02D0 0618
02D0 061C
02D0 0620
02D0 0624
02D0 0628
02D0 062C
02D0 0630
02D0 0634
02D0 0638
02D0 063C
RIO_Queue1_RxDMA_HDP
RIO_Queue2_RxDMA_HDP
RIO_Queue3_RxDMA_HDP
RIO_Queue4_RxDMA_HDP
RIO_Queue5_RxDMA_HDP
RIO_Queue6_RxDMA_HDP
RIO_Queue7_RxDMA_HDP
RIO_Queue8_RxDMA_HDP
RIO_Queue9_RxDMA_HDP
RIO_Queue10_RxDMA_HDP
RIO_Queue11_RxDMA_HDP
RIO_Queue12_RxDMA_HDP
RIO_Queue13_RxDMA_HDP
RIO_Queue14_RxDMA_HDP
RIO_Queue15_RxDMA_HDP
RapidIO Queue1 RX DMA Head Descriptor Pointer
Register
RapidIO Queue2 RX DMA Head Descriptor Pointer
Register
RapidIO Queue3 RX DMA Head Descriptor Pointer
Register
RapidIO Queue4 RX DMA Head Descriptor Pointer
Register
RapidIO Queue5 RX DMA Head Descriptor Pointer
Register
RapidIO Queue6 RX DMA Head Descriptor Pointer
Register
RapidIO Queue7 RX DMA Head Descriptor Pointer
Register
RapidIO Queue8 RX DMA Head Descriptor Pointer
Register
RapidIO Queue9 RX DMA Head Descriptor Pointer
Register
RapidIO Queue10 RX DMA Head Descriptor Pointer
Register
RapidIO Queue11 RX DMA Head Descriptor Pointer
Register
RapidIO Queue12 RX DMA Head Descriptor Pointer
Register
RapidIO Queue13 RX DMA Head Descriptor Pointer
Register
RapidIO Queue14 RX DMA Head Descriptor Pointer
Register
RapidIO Queue15 RX DMA Head Descriptor Pointer
Register
02D0 0640 - 02D0 067C
02D0 0680
-
Reserved
RIO_Queue0_RxDMA_CP
RIO_Queue1_RxDMA_CP
RIO_Queue2_RxDMA_CP
RIO_Queue3_RxDMA_CP
RIO_Queue4_RxDMA_CP
RIO_Queue5_RxDMA_CP
RIO_Queue6_RxDMA_CP
RIO_Queue7_RxDMA_CP
RapidIO Queue0 RX DMA Completion Pointer Register
RapidIO Queue1 RX DMA Completion Pointer Register
RapidIO Queue2 RX DMA Completion Pointer Register
RapidIO Queue3 RX DMA Completion Pointer Register
RapidIO Queue4 RX DMA Completion Pointer Register
RapidIO Queue5 RX DMA Completion Pointer Register
RapidIO Queue6 RX DMA Completion Pointer Register
RapidIO Queue7 RX DMA Completion Pointer Register
02D0 0684
02D0 0688
02D0 068C
02D0 0690
02D0 0694
02D0 0698
02D0 069C
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
169