欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232PTPQ 参数 Datasheet PDF下载

TMS320F28232PTPQ图片预览
型号: TMS320F28232PTPQ
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 199 页 / 2655 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232PTPQ的Datasheet PDF文件第1页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第3页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第4页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第5页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第6页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第7页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第8页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第9页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
www.ti.com  
SPRS439M JUNE 2007REVISED AUGUST 2012  
Contents  
1
2
3
TMS320F2833x, TMS320F2823x DSCs .................................................................................. 10  
1.1  
Features .................................................................................................................... 10  
Getting Started ............................................................................................................. 11  
1.2  
Introduction ...................................................................................................................... 12  
2.1  
2.2  
Pin Assignments ........................................................................................................... 14  
Signal Descriptions ........................................................................................................ 23  
Functional Overview .......................................................................................................... 33  
3.1  
Memory Maps .............................................................................................................. 34  
Brief Descriptions .......................................................................................................... 41  
3.2  
3.2.1  
3.2.2  
3.2.3  
3.2.4  
3.2.5  
3.2.6  
3.2.7  
3.2.8  
3.2.9  
C28x CPU ....................................................................................................... 41  
Memory Bus (Harvard Bus Architecture) .................................................................... 41  
Peripheral Bus .................................................................................................. 41  
Real-Time JTAG and Analysis ................................................................................ 42  
External Interface (XINTF) .................................................................................... 42  
Flash ............................................................................................................. 42  
M0, M1 SARAMs ............................................................................................... 42  
L0, L1, L2, L3, L4, L5, L6, L7 SARAMs ..................................................................... 43  
Boot ROM ........................................................................................................ 43  
3.2.9.1 Peripheral Pins Used by the Bootloader ........................................................ 44  
3.2.10 Security .......................................................................................................... 44  
3.2.11 Peripheral Interrupt Expansion (PIE) Block ................................................................. 46  
3.2.12 External Interrupts (XINT1–XINT7, XNMI) .................................................................. 46  
3.2.13 Oscillator and PLL .............................................................................................. 46  
3.2.14 Watchdog ........................................................................................................ 46  
3.2.15 Peripheral Clocking ............................................................................................. 46  
3.2.16 Low-Power Modes .............................................................................................. 46  
3.2.17 Peripheral Frames 0, 1, 2, 3 (PFn) ........................................................................... 47  
3.2.18 General-Purpose Input/Output (GPIO) Multiplexer ......................................................... 47  
3.2.19 32-Bit CPU-Timers (0, 1, 2) ................................................................................... 47  
3.2.20 Control Peripherals ............................................................................................. 48  
3.2.21 Serial Port Peripherals ......................................................................................... 48  
Register Map ............................................................................................................... 49  
Device Emulation Registers .............................................................................................. 51  
Interrupts .................................................................................................................... 52  
3.3  
3.4  
3.5  
3.5.1  
External Interrupts .............................................................................................. 56  
3.6  
System Control ............................................................................................................ 57  
3.6.1  
OSC and PLL Block ............................................................................................ 58  
3.6.1.1 External Reference Oscillator Clock Option .................................................... 59  
3.6.1.2 PLL-Based Clock Module ......................................................................... 60  
3.6.1.3 Loss of Input Clock ................................................................................ 61  
Watchdog Block ................................................................................................. 62  
3.6.2  
3.7  
Low-Power Modes Block ................................................................................................. 63  
4
Peripherals ....................................................................................................................... 64  
4.1  
4.2  
4.3  
4.4  
4.5  
4.6  
4.7  
DMA Overview ............................................................................................................. 64  
32-Bit CPU-Timer 0, CPU-Timer 1, CPU-Timer 2 ..................................................................... 66  
Enhanced PWM Modules ................................................................................................ 68  
High-Resolution PWM (HRPWM) ....................................................................................... 72  
Enhanced CAP Modules ................................................................................................. 73  
Enhanced QEP Modules ................................................................................................. 75  
Analog-to-Digital Converter (ADC) Module ............................................................................ 77  
4.7.1  
ADC Connections if the ADC Is Not Used .................................................................. 81  
2
Contents  
Copyright © 2007–2012, Texas Instruments Incorporated  
 复制成功!