SPRS439M – JUNE 2007 – REVISED AUGUST 2012
•
•
•
•
One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the
following conditions:
– Transmit-data ready
– Receive-data ready
– Register-access ready
– No-acknowledgment received
– Arbitration lost
– Stop condition detected
– Addressed as slave
An additional interrupt that can be used by the CPU when in FIFO mode
Module-enable and module-disable capability
Free data format mode
The registers in
configure and control the I2C port operation.
Table 4-14. I2C-A Registers
NAME
I2COAR
I2CIER
I2CSTR
I2CCLKL
I2CCLKH
I2CCNT
I2CDRR
I2CSAR
I2CDXR
I2CMDR
I2CISRC
I2CPSC
I2CFFTX
I2CFFRX
I2CRSR
I2CXSR
ADDRESS
0x7900
0x7901
0x7902
0x7903
0x7904
0x7905
0x7906
0x7907
0x7908
0x7909
0x790A
0x790C
0x7920
0x7921
–
–
I2C own address register
I2C interrupt enable register
I2C status register
I2C clock low-time divider register
I2C clock high-time divider register
I2C data count register
I2C data receive register
I2C slave address register
I2C data transmit register
I2C mode register
I2C interrupt source register
I2C prescaler register
I2C FIFO transmit register
I2C FIFO receive register
I2C receive shift register (not accessible to the CPU)
I2C transmit shift register (not accessible to the CPU)
DESCRIPTION
4.13 GPIO MUX
On the 2833x/2823x devices, the GPIO MUX can multiplex up to three independent peripheral signals on
a single GPIO pin in addition to providing individual pin bit-banging I/O capability. The GPIO MUX block
diagram per pin is shown in
Because of the open drain capabilities of the I2C pins, the GPIO
MUX block diagram for these pins differ. See the
TMS320x2833x, 2823x System Control and Interrupts
Reference Guide
(literature number
) for details.
NOTE
There is a 2-SYSCLKOUT cycle delay from when the write to the GPxMUXn and GPxQSELn
registers occurs to when the action is valid.
Copyright © 2007–2012, Texas Instruments Incorporated
Peripherals
99
Product Folder Link(s):
TI [ TEXAS INSTRUMENTS ]
