欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2812PGFS 参数 Datasheet PDF下载

TMS320F2812PGFS图片预览
型号: TMS320F2812PGFS
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号处理器 [Digital Signal Processors]
分类和应用: 数字信号处理器
文件页数/大小: 170 页 / 1662 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2812PGFS的Datasheet PDF文件第79页浏览型号TMS320F2812PGFS的Datasheet PDF文件第80页浏览型号TMS320F2812PGFS的Datasheet PDF文件第81页浏览型号TMS320F2812PGFS的Datasheet PDF文件第82页浏览型号TMS320F2812PGFS的Datasheet PDF文件第84页浏览型号TMS320F2812PGFS的Datasheet PDF文件第85页浏览型号TMS320F2812PGFS的Datasheet PDF文件第86页浏览型号TMS320F2812PGFS的Datasheet PDF文件第87页  
www.ti.com
SPRS174S – APRIL 2001 – REVISED MARCH 2011
4.8
GPIO MUX
The GPIO Mux registers are used to select the operation of shared pins on the F281x and C281x devices.
The pins can be individually selected to operate as “Digital I/O” or connected to “Peripheral I/O” signals
(via the GPxMUX registers). If selected for “Digital I/O”mode, registers are provided to configure the pin
direction (via the GPxDIR registers) and to qualify the input signal to remove unwanted noise (via the
GPxQUAL) registers).
lists the GPIO Mux Registers.
Table 4-11. GPIO Mux Registers
(1) (2) (3)
NAME
ADDRESS
0x00 70C0
0x00 70C1
0x00 70C2
0x00 70C3
0x00 70C4
0x00 70C5
0x00 70C6
0x00 70C7
0x00 70C8
0x00 70C9
0x00 70CA
0x00 70CB
0x00 70CC
0x00 70CD
0x00 70CE
0x00 70CF
0x00 70D0
0x00 70D1
0x00 70D2
0x00 70D3
0x00 70D4
0x00 70D5
0x00 70D6
0x00 70D7
0x00 70D8
0x00 70D9
0x00 70DA
0x00 70DB
0x00 70DC – 0x00 70DF
SIZE (x16)
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
4
GPIO G Mux Control Register
GPIO G Direction Control Register
GPIO F Mux Control Register
GPIO F Direction Control Register
GPIO E Mux Control Register
GPIO E Direction Control Register
GPIO E Input Qualification Control Register
GPIO D Mux Control Register
GPIO D Direction Control Register
GPIO D Input Qualification Control Register
GPIO B Mux Control Register
GPIO B Direction Control Register
GPIO B Input Qualification Control Register
DESCRIPTION
GPIO A Mux Control Register
GPIO A Direction Control Register
GPIO A Input Qualification Control Register
GPAMUX
GPADIR
GPAQUAL
Reserved
GPBMUX
GPBDIR
GPBQUAL
Reserved
Reserved
Reserved
Reserved
Reserved
GPDMUX
GPDDIR
GPDQUAL
Reserved
GPEMUX
GPEDIR
GPEQUAL
Reserved
GPFMUX
GPFDIR
Reserved
Reserved
GPGMUX
GPGDIR
Reserved
Reserved
Reserved
(1)
(2)
(3)
Reserved locations return undefined values and writes are ignored.
Not all inputs support input signal qualification.
These registers are EALLOW protected. This prevents spurious writes from overwriting the contents and corrupting the system.
Copyright © 2001–2011, Texas Instruments Incorporated
Peripherals
83
Product Folder Link(s):