欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6678XCYP25 参数 Datasheet PDF下载

TMS320C6678XCYP25图片预览
型号: TMS320C6678XCYP25
PDF下载: 下载PDF文件 查看货源
内容描述: 多核固定和浮点数字信号处理器 [Multicore Fixed and Floating-Point Digital Signal Processor]
分类和应用: 数字信号处理器
文件页数/大小: 242 页 / 2088 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6678XCYP25的Datasheet PDF文件第221页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第222页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第223页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第224页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第226页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第227页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第228页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第229页  
TMS320C6678  
Multicore Fixed and Floating-Point Digital Signal Processor  
SPRS691D—April 2013  
www.ti.com  
7.22 Management Data Input/Output (MDIO)  
The management data input/output (MDIO) module implements the 802.3 serial management interface to  
interrogate and controls up to 32 Ethernet PHY(s) connected to the device, using a shared two-wire bus. Application  
software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the GbE  
switch subsystem, retrieve the negotiation results, and configure required parameters in the GbE switch subsystem  
module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface,  
with very little maintenance from the core processor. For more information, see the Gigabit Ethernet (GbE) Switch  
Subsystem for KeyStone Devices User Guide in ‘‘Related Documentation from Texas Instruments’’ on page 73.  
Table 7-82  
See Figure 7-57  
MDIO Timing Requirements  
No.  
Min  
Max  
Unit  
1
2
3
4
5
tc(MDCLK)  
tw(MDCLKH)  
tw(MDCLKL)  
Cycle time, MDCLK  
400  
180  
180  
10  
ns  
ns  
ns  
ns  
ns  
ns  
Pulse duration, MDCLK high  
Pulse duration, MDCLK low  
tsu(MDIO-MDCLKH) Setup time, MDIO data input valid before MDCLK high  
th(MDCLKH-MDIO)  
tt(MDCLK)  
Hold time, MDIO data input valid after MDCLK high  
Transition time, MDCLK  
0
5
End of Table 7-82  
Figure 7-57  
MDIO Input Timing  
MDCLK  
2
3
4
5
MDIO  
(Input)  
Table 7-83  
MDIO Switching Characteristics  
Parameter  
See Figure 7-58  
No.  
Min  
Max  
Unit  
6
td(MDCLKL-MDIO)  
Delay time, MDCLK low to MDIO data output valid  
100  
ns  
End of Table 7-83  
Figure 7-58  
MDIO Output Timing  
1
MDCLK  
6
MDIO  
(Ouput)  
Copyright 2013 Texas Instruments Incorporated  
Peripheral Information and Electrical Specifications 225  
 
 
 
 
 复制成功!