TMS320C6672
Multicore Fixed and Floating-Point Digital Signal Processor
SPRS708C—February 2012
www.ti.com
The following figure shows the connection between masters and slaves on TeraNet 3P and TeraNet 6P.
Figure 4-3
TeraNet 3P_A & B for C6672
MPU (× 4)
TC (× 2)
CC0
S
S
S
Bridge_12
From TeraNet_3_A
TNet_2P
CPU/2
Bridge_13
Bridge_14
TC (× 4)
S
S
TNet_3P_C
CPU/3
CC1
CorePac_n*
M
TC (× 4)
S
S
TNet_3P_D
CPU/3
CC2
MPU_2
MPU_3
QM_SS
S
S
Tracer_QM_CFG
Tracer_SM
Semaphore
TETB (Debug_SS)
TETB (for core)
To TeraNet_3P_Tracer
MPU_0
Tracer_CFG
SRIO
S
Tracer
S
NETCP
S
TSIP0
S
TSIP1
S
To TeraNet_6P_B
Bridge_20
* n varies with the number of CorePacs present in the specific device.
Copyright 2012 Texas Instruments Incorporated
System Interconnect 95
TI [ TEXAS INSTRUMENTS ]
