欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6416TZLZ7 参数 Datasheet PDF下载

TMS320C6416TZLZ7图片预览
型号: TMS320C6416TZLZ7
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSORS]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 140 页 / 2016 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第18页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第19页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第20页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第21页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第23页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第24页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第25页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第26页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇ ꢈꢉ ꢈꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢋꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢇ ꢀ  
ꢌ ꢍ ꢎꢏ ꢐꢑꢒ ꢓꢍ ꢔ ꢀ ꢐꢍ ꢕ ꢍ ꢀꢖꢗ ꢂ ꢍ ꢕꢔ ꢖꢗ ꢒ ꢘꢓ ꢆꢏ ꢂꢂꢓ ꢘꢂ  
SPRS226H − NOVEMBER 2003 − REVISED AUGUST 2005  
peripheral register descriptions (continued)  
Table 12. McBSP 1 Registers  
REGISTER NAME  
HEX ADDRESS RANGE  
ACRONYM  
COMMENTS  
The CPU and EDMA controller  
can only read this register;  
they cannot write to it.  
0190 0000  
DRR1  
McBSP1 data receive register via Configuration Bus  
0x3400 0000 − 0x37FF FFFF  
0190 0004  
DRR1  
DXR1  
McBSP1 data receive register via Peripheral Bus  
McBSP1 data transmit register via Configuration Bus  
McBSP1 data transmit register via Peripheral Bus  
McBSP1 serial port control register  
0x3400 0000 − 0x37FF FFFF  
0190 0008  
DXR1  
SPCR1  
RCR1  
0190 000C  
McBSP1 receive control register  
0190 0010  
XCR1  
McBSP1 transmit control register  
0190 0014  
SRGR1  
MCR1  
McBSP1 sample rate generator register  
0190 0018  
McBSP1 multichannel control register  
0190 001C  
RCERE01  
XCERE01  
PCR1  
McBSP1 enhanced receive channel enable register 0  
McBSP1 enhanced transmit channel enable register 0  
McBSP1 pin control register  
0190 0020  
0190 0024  
0190 0028  
RCERE11  
XCERE11  
RCERE21  
XCERE21  
RCERE31  
XCERE31  
McBSP1 enhanced receive channel enable register 1  
McBSP1 enhanced transmit channel enable register 1  
McBSP1 enhanced receive channel enable register 2  
McBSP1 enhanced transmit channel enable register 2  
McBSP1 enhanced receive channel enable register 3  
McBSP1 enhanced transmit channel enable register 3  
Reserved  
0190 002C  
0190 0030  
0190 0034  
0190 0038  
0190 003C  
0190 0040 − 0193 FFFF  
Table 13. McBSP 2 Registers  
REGISTER NAME  
HEX ADDRESS RANGE  
ACRONYM  
COMMENTS  
The CPU and EDMA controller  
can only read this register;  
they cannot write to it.  
01A4 0000  
DRR2  
McBSP2 data receive register via Configuration Bus  
0x3800 0000 − 0x3BFF FFFF  
01A4 0004  
DRR2  
DXR2  
McBSP2 data receive register via Peripheral Bus  
McBSP2 data transmit register via Configuration Bus  
McBSP2 data transmit register via Peripheral Bus  
McBSP2 serial port control register  
0x3800 0000 − 0x3BFF FFFF  
01A4 0008  
DXR2  
SPCR2  
RCR2  
01A4 000C  
McBSP2 receive control register  
01A4 0010  
XCR2  
McBSP2 transmit control register  
01A4 0014  
SRGR2  
MCR2  
McBSP2 sample rate generator register  
01A4 0018  
McBSP2 multichannel control register  
01A4 001C  
RCERE02  
XCERE02  
PCR2  
McBSP2 enhanced receive channel enable register 0  
McBSP2 enhanced transmit channel enable register 0  
McBSP2 pin control register  
01A4 0020  
01A4 0024  
01A4 0028  
RCERE12  
XCERE12  
RCERE22  
XCERE22  
RCERE32  
XCERE32  
McBSP2 enhanced receive channel enable register 1  
McBSP2 enhanced transmit channel enable register 1  
McBSP2 enhanced receive channel enable register 2  
McBSP2 enhanced transmit channel enable register 2  
McBSP2 enhanced receive channel enable register 3  
McBSP2 enhanced transmit channel enable register 3  
Reserved  
01A4 002C  
01A4 0030  
01A4 0034  
01A4 0038  
01A4 003C  
01A4 0040 − 01A7 FFFF  
22  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 复制成功!