欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2809 参数 Datasheet PDF下载

TMS320F2809图片预览
型号: TMS320F2809
PDF下载: 下载PDF文件 查看货源
内容描述: - 12号的铝制车身绘( RAL 7032 ) []
分类和应用:
文件页数/大小: 134 页 / 1127 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2809的Datasheet PDF文件第73页浏览型号TMS320F2809的Datasheet PDF文件第74页浏览型号TMS320F2809的Datasheet PDF文件第75页浏览型号TMS320F2809的Datasheet PDF文件第76页浏览型号TMS320F2809的Datasheet PDF文件第78页浏览型号TMS320F2809的Datasheet PDF文件第79页浏览型号TMS320F2809的Datasheet PDF文件第80页浏览型号TMS320F2809的Datasheet PDF文件第81页  
TMS320F2809, TMS320F2808, TMS320F2806  
TMS320F2802, TMS320F2801, UCD9501  
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs  
www.ti.com  
SPRS230HOCTOBER 2003REVISED JUNE 2006  
4.10 Inter-Integrated Circuit (I2C)  
The 280x device contains one I2C Serial Port. Figure 4-15 shows how the I2C peripheral module interfaces  
within the 280x device.  
The I2C module has the following features:  
Compliance with the Philips Semiconductors I2C-bus specification (version 2.1):  
Support for 1-bit to 8-bit format transfers  
7-bit and 10-bit addressing modes  
General call  
START byte mode  
Support for multiple master-transmitters and slave-receivers  
Support for multiple slave-transmitters and master-receivers  
Combined master transmit/receive and receive/transmit mode  
Data transfer rate of from 10 kbps up to 400 kbps (Philips Fast-mode rate)  
One 16-bit receive FIFO and one 16-bit transmit FIFO  
One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the  
following conditions:  
Transmit-data ready  
Receive-data ready  
Register-access ready  
No-acknowledgment received  
Arbitration lost  
Stop condition detected  
Addressed as slave  
An additional interrupt that can be used by the CPU when in FIFO mode  
Module enable/disable capability  
Free data format mode  
Peripherals  
77  
 复制成功!