TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801, UCD9501
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs
www.ti.com
SPRS230H–OCTOBER 2003–REVISED JUNE 2006
Table 2-3. Signal Descriptions (continued)
PIN NO.
GGM/
ZGM
BALL #
(1)
NAME
DESCRIPTION
PZ
PIN #
Internal/External Oscillator Input. To use the internal oscillator, a quartz crystal or a ceramic
resonator may be connected across X1 and X2. The X1 pin is referenced to the 1.8-V core digital
power supply. A 1.8-V external oscillator may be connected to the X1 pin. In this case, the XCLKIN
pin must be connected to ground. If a 3.3-V external oscillator is used with the XCLKIN pin, X1 must
be tied to GND. (I)
X1
X2
88
86
E6
C6
Internal Oscillator Output. A quartz crystal or a ceramic resonator may be connected across X1 and
X2. If X2 is not used it must be left unconnected. (O)
RESET
Device Reset (in) and Watchdog Reset (out).
Device reset. XRS causes the device to terminate execution. The PC will point to the address
contained at the location 0x3FFFC0. When XRS is brought to a high level, execution begins at the
location pointed to by the PC. This pin is driven low by the DSP when a watchdog reset occurs.
During watchdog reset, the XRS pin is driven low for the watchdog reset duration of 512 OSCCLK
cycles. (I/OD, ↑)
XRS
78
B8
The output buffer of this pin is an open-drain with an internal pullup (100 µA, typical). It is
recommended that this pin be driven by an open-drain device.
ADC SIGNALS
ADC Group A, Channel 7 input (I)
ADC Group A, Channel 6 input (I)
ADC Group A, Channel 5 input (I)
ADC Group A, Channel 4 input (I)
ADC Group A, Channel 3 input (I)
ADC Group A, Channel 2 input (I)
ADC Group A, Channel 1 input (I)
ADC Group A, Channel 0 input (I)
ADC Group B, Channel 7 input (I)
ADC Group B, Channel 6 input (I)
ADC Group B, Channel 5 input (I)
ADC Group B, Channel 4 input (I)
ADC Group B, Channel 3 input (I)
ADC Group B, Channel 2 input (I)
ADC Group B, Channel 1 input (I)
ADC Group B, Channel 0 input (I)
Low Reference (connect to analog ground) (I)
ADC External Current Bias Resistor. Connect a 22-kΩ resistor to analog ground.
External reference input (I)
ADCINA7
ADCINA6
ADCINA5
ADCINA4
ADCINA3
ADCINA2
ADCINA1
ADCINA0
ADCINB7
ADCINB6
ADCINB5
ADCINB4
ADCINB3
ADCINB2
ADCINB1
ADCINB0
ADCLO
16
17
18
19
20
21
22
23
34
33
32
31
30
29
28
27
24
38
35
F3
F4
G4
G1
G2
G3
H1
H2
K5
H4
K4
J4
K3
H3
J3
K2
J1
ADCRESEXT
ADCREFIN
F5
J5
Internal Reference Positive Output. Requires a low ESR (50 mΩ - 1.5 Ω) ceramic bypass capacitor
of 2.2 µF to analog ground. (O)
ADCREFP
ADCREFM
37
36
G5
H5
Internal Reference Medium Output. Requires a low ESR (50 mΩ - 1.5 Ω) ceramic bypass capacitor
of 2.2 µF to analog ground. (O)
CPU AND I/O POWER PINS
ADC Analog Power Pin (3.3 V)
ADC Analog Ground Pin
VDDA2
15
14
26
25
12
13
40
39
F2
F1
J2
VSSA2
VDDAIO
VSSAIO
ADC Analog I/O Power Pin (3.3 V)
ADC Analog I/O Ground Pin
ADC Analog Power Pin (1.8 V)
ADC Analog Ground Pin
K1
E4
E5
J6
VDD1A18
VSS1AGND
VDD2A18
VSS2AGND
ADC Analog Power Pin (1.8 V)
ADC Analog Ground Pin
K6
20
Introduction
TI [ TEXAS INSTRUMENTS ]
