欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2809 参数 Datasheet PDF下载

TMS320F2809图片预览
型号: TMS320F2809
PDF下载: 下载PDF文件 查看货源
内容描述: - 12号的铝制车身绘( RAL 7032 ) []
分类和应用:
文件页数/大小: 134 页 / 1127 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2809的Datasheet PDF文件第102页浏览型号TMS320F2809的Datasheet PDF文件第103页浏览型号TMS320F2809的Datasheet PDF文件第104页浏览型号TMS320F2809的Datasheet PDF文件第105页浏览型号TMS320F2809的Datasheet PDF文件第107页浏览型号TMS320F2809的Datasheet PDF文件第108页浏览型号TMS320F2809的Datasheet PDF文件第109页浏览型号TMS320F2809的Datasheet PDF文件第110页  
TMS320F2809, TMS320F2808, TMS320F2806  
TMS320F2802, TMS320F2801, UCD9501  
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs  
www.ti.com  
SPRS230HOCTOBER 2003REVISED JUNE 2006  
Table 6-19. STANDBY Mode Switching Characteristics  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Delay time, IDLE instruction  
executed to XCLKOUT low  
td(IDLE-XCOL)  
32tc(SCO)  
45tc(SCO)  
cycles  
Delay time, external wake signal  
to program execution resume(1)  
cycles  
cycles  
Without input qualifier  
With input qualifier  
Without input qualifier  
With input qualifier  
100tc(SCO)  
100tc(SCO) + tw(WAKE-INT)  
1125tc(SCO)  
Wake up from flash  
Flash module in active  
state  
td(WAKE-STBY)  
Wake up from flash  
cycles  
cycles  
Flash module in sleep  
state  
1125tc(SCO) + tw(WAKE-INT)  
Without input qualifier  
With input qualifier  
100tc(SCO)  
Wake up from SARAM  
100tc(SCO) + tw(WAKE-INT)  
(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered  
by the wake up signal) involves additional latency.  
(A)  
(C)  
(E)  
(D)  
(B)  
(F)  
Device  
Status  
STANDBY  
STANDBY  
Normal Execution  
Flushing Pipeline  
Wake−up  
Signal  
t
w(WAKE-INT)  
t
d(WAKE-STBY)  
X1/X2 or  
X1 or  
XCLKIN  
XCLKOUT  
t
d(IDLE−XCOL)  
A. IDLE instruction is executed to put the device into STANDBY mode.  
B. The PLL block responds to the STANDBY signal. SYSCLKOUT is held for approximately 32 cycles before being  
turned off. This 32-cycle delay enables the CPU pipe and any other pending operations to flush properly.  
C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in  
STANDBY mode.  
D. The external wake-up signal is driven active.  
E. After a latency period, the STANDBY mode is exited.  
F. Normal execution resumes. The device will respond to the interrupt (if enabled).  
Figure 6-12. STANDBY Entry and Exit Timing Diagram  
Table 6-20. HALT Mode Timing Requirements  
MIN NOM  
MAX  
UNIT  
cycles  
cycles  
(1)  
tw(WAKE-GPIO)  
tw(WAKE-XRS)  
Pulse duration, GPIO wake-up signal  
Pulse duration, XRS wakeup signal  
toscst + 2tc(OSCCLK)  
toscst + 8tc(OSCCLK)  
(1) See Table 6-13 for an explanation of toscst  
.
106 Electrical Specifications