ꢀ ꢁꢂꢃ ꢄ ꢅ ꢆꢇ ꢈꢉꢉꢅ ꢃ
SLAS356 − DECEMBER 2001
PARAMETER MEASUREMENT INFORMATION
Transmit PGA and sidetone control register: Address {02}HEX
Bit definitions:
7
PDO
0
6
TP3
1
5
TP2
0
4
TP1
0
3
TP0
0
2
ST2
0
1
ST1
0
0
ST0
0
DEFINITION
See Table 2 and Table 4
Default setting
Receive volume control register: Address {03}HEX
Bit definitions :
7
RP3
0
6
RP2
1
5
RP1
1
4
RP0
1
3
RV3
0
2
RV2
0
1
RV1
0
0
RV0
0
DEFINITION
See Table 3 and Table 5
Default setting
High tone selection control register: Address {04}HEX
Bit definitions:
7
X
0
6
X
0
5
X
0
4
X
0
3
X
0
2
X
0
1
X
0
0
X
0
DEFINITION
DTMF (see Table 7)
Default setting
Low tone selection control register: Address {05}HEX
Bit definitions:
7
X
0
6
X
0
5
X
0
4
X
0
3
X
0
2
X
0
1
X
0
0
X
0
DEFINITION
DTMF (see Table 7)
Default setting
Transmit Time Slot
N−2
0
1
2
3
4
N−1
N
N+1
80%
80%
PCMCLK
20%
20%
t
su(PCMSYN)
t
h(PCMSYN)
PCMSYN
See Note B
t
See Note A
PCMO
pd2
t
pd3
1
2
3
4
N−2
N−1
N
See Note C
t
pd1
t
See Note D
su(PCMO)
NOTES: A. This window is allowed for PCMSYN high.
B. This window is allowed for PCMSYN low (t
C. Transitions are measured at 50%.
max determined by data collision considerations).
h(PCMSYN)
D. Bit 1 = MSB, Bit N = LSB
Figure 4. Transmit Timing Diagram
19
www.ti.com