欢迎访问ic37.com |
会员登录 免费注册
发布采购

TL16C752BPTRG4 参数 Datasheet PDF下载

TL16C752BPTRG4图片预览
型号: TL16C752BPTRG4
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 V双64字节FIFO的UART [3.3-V DUAL UART WITH 64-BYTE FIFO]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路先进先出芯片数据传输时钟
文件页数/大小: 36 页 / 503 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TL16C752BPTRG4的Datasheet PDF文件第8页浏览型号TL16C752BPTRG4的Datasheet PDF文件第9页浏览型号TL16C752BPTRG4的Datasheet PDF文件第10页浏览型号TL16C752BPTRG4的Datasheet PDF文件第11页浏览型号TL16C752BPTRG4的Datasheet PDF文件第13页浏览型号TL16C752BPTRG4的Datasheet PDF文件第14页浏览型号TL16C752BPTRG4的Datasheet PDF文件第15页浏览型号TL16C752BPTRG4的Datasheet PDF文件第16页  
TL16C752B  
3.3-V DUAL UART WITH 64-BYTE FIFO  
SLLS405A – DECEMBER 1999 – REVISED AUGUST 2000  
functional description (continued)  
block DMA transfers (DMA mode 1)  
Transmitter:TXRDY is active when there is a trigger level number of spaces available. It becomes inactive when  
the FIFO is full.  
Receiver: RXRDY becomes active when the trigger level has been reached or when a timeout interrupt occurs.  
It will go inactive when the FIFO is empty or an error in the RX FIFO is flagged by LSR(7)  
Figure 8 shows TXRDY and RXRDY in DMA mode 1.  
TX  
RX  
wrptr  
Trigger  
Level  
TXRDY  
RXRDY  
rdptr  
FIFO Full  
At Least One  
Location Filled  
Trigger  
Level  
TXRDY  
RXRDY  
wrptr  
FIFO Empty  
rdptr  
Figure 8. TXRDY and RXRDY in DMA Mode 1  
sleep mode  
Sleep mode is an enhanced feature of the TL16C752B UART. It is enabled when EFR[4], the enhanced  
functions bit, is set AND when IER[4] is set. Sleep mode is entered when:  
The serial data input line, RX, is idle (see break and time-out conditions).  
The TX FIFO and TX shift register are empty.  
There are no interrupts pending except THR and time-out interrupts.  
NOTE:  
Sleep mode will not be entered if there is data in the RX FIFO.  
In sleep mode the UART clock and baud rate clock are stopped. Since most registers are clocked using these  
clocks, the power consumption is greatly reduced. The UART will wake up when any change is detected on the  
RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.  
NOTE:  
Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be done during sleep  
mode. Therefore it is advisable to disable sleep mode using IER[4] before writing to DLL or DLH.  
break and timeout conditions  
An RX idle condition is detected when the receiver line, RX, has been high for a time equivalent to (4X  
programmed word length)+12 bits. The receiver line is sampled midway through each bit.  
When a break condition occurs the TX line is pulled low. A break condition is activated by setting LCR[6].  
12  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265