欢迎访问ic37.com |
会员登录 免费注册
发布采购

TL16C552AFNR 参数 Datasheet PDF下载

TL16C552AFNR图片预览
型号: TL16C552AFNR
PDF下载: 下载PDF文件 查看货源
内容描述: 双异步通信部件 [DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输PC时钟
文件页数/大小: 38 页 / 473 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TL16C552AFNR的Datasheet PDF文件第30页浏览型号TL16C552AFNR的Datasheet PDF文件第31页浏览型号TL16C552AFNR的Datasheet PDF文件第32页浏览型号TL16C552AFNR的Datasheet PDF文件第33页浏览型号TL16C552AFNR的Datasheet PDF文件第34页浏览型号TL16C552AFNR的Datasheet PDF文件第36页浏览型号TL16C552AFNR的Datasheet PDF文件第37页浏览型号TL16C552AFNR的Datasheet PDF文件第38页  
TL16C552A, TL16C552AM  
DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT  
WITH FIFO  
SLLS189D – NOVEMBER 1994 – REVISED JANUARY 1999  
PRINCIPLES OF OPERATION  
programming  
The serial channel of the ACE is programmed by the control registers: LCR, IER, DLL, DLM, MCR, and FCR.  
These control words define the character length, number of stop bits, parity, baud rate, and modem interface.  
While the control registers can be written to in any order, the IER should be written to last because it controls  
the interrupt enables. Once the serial channel is programmed and operational, these registers can be updated  
any time the ACE serial channel is not transmitting or receiving data.  
receiver  
Serial asynchronous data is input into SIN. The ACE continually searches for a high-to-low transition  
from the idle state. When the transition is detected, a counter is reset and counts the 16× clock to 7 1/2, which  
is the center of the start bit. The start bit is valid if SIN is still low. Verifying the start bits prevents the receiver  
from assembling a false data character due to a low-going noise spike on the SIN input.  
The LCR determines the number of data bits in a character (LCR0 and LCR1). When parity is used, LCR3 and  
the polarity of parity LCR4 is needed. Status for the receiver is provided in the LSR. When a full character is  
received, including parity and stop bits, the data received indicator in LSR0 is set. The CPU reads the receiver  
buffer register, which clears LSR0. If the character is not read prior to a new character transfer from the RSR  
to the RBR, the overrun error status indicator is set in LSR1. If there is a parity error, the parity error is set in  
LSR2. If a stop bit is not detected, a framing error indicator is set in LSR3.  
If the data into SIN is a symmetrical square wave, the center of the data cells occurs within ±3.125% of the  
actual center, providing an error margin of 46.875%. The start bit can begin as much as one 16× clock cycle  
prior to being detected.  
scratchpad register  
The scratch register is an 8-bit read/write register that has no effect on either channel in the ACE. It is intended  
to be used by the programmer to hold data temporarily.  
35  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!