TCA6424A
SCPS193B –JULY 2010–REVISED SEPTEMBER 2010
www.ti.com
I2C INTERFACE TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)
STANDARD MODE
I2C BUS
FAST MODE
I2C BUS
UNIT
MIN
0
MAX
MIN
0
MAX
fscl
I2C clock frequency
100
400 kHz
tsch
tscl
I2C clock high time
I2C clock low time
I2C spike time
I2C serial data setup time
I2C serial data hold time
I2C input rise time
I2C input fall time
I2C output fall time; 10 pF to 400 pF bus
I2C bus free time between Stop and Start
I2C Start or repeater Start condition setup time
I2C Start or repeater Start condition hold time
I2C Stop condition setup time
Valid data time; SCL low to SDA output valid
4
0.6
1.3
0
ms
ms
4.7
0
tsp
50
50
ns
ns
ns
ns
ns
ms
ms
ms
ms
ms
ms
tsds
tsdh
ticr
250
0
100
0
(1)
1000
300
20 + 0.1Cb
300
300
300
(1)
(1)
ticf
20 + 0.1Cb
20 + 0.1Cb
tocf
tbuf
tsts
300
4.7
4.7
4
1.3
0.6
0.6
0.6
tsth
tsps
tvd(data)
4
1
1
1
1
Valid data time of ACK condition; ACK signal from SCL low to SDA
(out) low
tvd(ack)
ms
(1) Cb = total capacitance of one bus line in pF
RESET TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)
STANDARD MODE
I2C BUS
FAST MODE
I2C BUS
UNIT
MIN
4
MAX
MIN
4
MAX
tW
Reset pulse duration
Reset recovery time
ns
ns
ns
tREC
0
0
tRESET Time to reset(1)
600
600
(1) Minimum time for SDA to become high or minimum time to wait before doing a START.
16
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TCA6424A
TI [ TEXAS INSTRUMENTS ]
