www.ti.com
......................................................................................................................................................................................................
SLOS549 – JUNE 2008
SERIAL AUDIO PORTS SLAVE MODE
over recommended operating conditions (unless otherwise noted)
PARAMETER
f
SCLKIN
t
su1
t
h1
t
su2
t
h2
Frequency, SCLK 32 × f
S
, 48 × f
S
, 64 × f
S
Setup time, LRCLK to SCLK rising edge
Hold time, LRCLK from SCLK rising edge
Setup time, SDIN to SCLK rising edge
Hold time, SDIN from SCLK rising edge
LRCLK frequency
SCLK duty cycle
LRCLK duty cycle
SCLK rising edges between LRCLK rising edges
t
(edge)
LRCLK clock edge with respect to the falling edge of SCLK
TEST
CONDITIONS
C
L
= 30 pF
MIN
1.024
10
10
10
10
32
40%
40%
32
–1/4
48
50%
50%
192
60%
60%
64
1/4
SCLK
edges
SCLK
period
TYP
MAX
12.288
UNIT
MHz
ns
ns
ns
ns
kHz
Figure 2. Slave Mode Serial Data Interface Timing
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s):
11
TI [ TEXAS INSTRUMENTS ]
