SPNS174
–
SEPTEMBER 2011
4.14 External Memory Interface (EMIF)
4.14.1 Features
The EMIF includes many features to enhance the ease and flexibility of connecting to external
asynchronous memories or SDRAM devices. The EMIF features includes support for:
•
3 addressable chip select for asynchronous memories of up to 16MB each
•
1 addressable chip select space for SDRAMs up to 128MB
•
8 or 16-bit data bus width
•
Programmable cycle timings such as setup, strobe, and hold times as well as turnaround time
•
Select strobe mode
•
Extended Wait mode
•
Data bus parking
4.14.2 Electrical and Timing Specifications
4.14.2.1 Read Timing (Asynchronous RAM)
3
1
EMIF_nCS[3:2]
PRODUCT PREVIEW
EMIF_BA[1:0]
EMIF_ADDR[21:0]
EMIF_nDQM[1:0]
4
8
6
29
10
EMIF_nOE
13
12
EMIF_DATA[15:0]
5
9
7
30
EMIF_nWE
Figure 4-11. Asynchronous Memory Read Timing
84
System Information and Electrical Specifications
focus.ti.com:
Copyright
©
2011, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
