欢迎访问ic37.com |
会员登录 免费注册
发布采购

RM48L550PGET 参数 Datasheet PDF下载

RM48L550PGET图片预览
型号: RM48L550PGET
PDF下载: 下载PDF文件 查看货源
内容描述: RM48Lx50 16位/ 32位RISC闪存微控制器 [RM48Lx50 16/32-Bit RISC Flash Microcontroller]
分类和应用: 闪存微控制器
文件页数/大小: 157 页 / 2926 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号RM48L550PGET的Datasheet PDF文件第8页浏览型号RM48L550PGET的Datasheet PDF文件第9页浏览型号RM48L550PGET的Datasheet PDF文件第10页浏览型号RM48L550PGET的Datasheet PDF文件第11页浏览型号RM48L550PGET的Datasheet PDF文件第13页浏览型号RM48L550PGET的Datasheet PDF文件第14页浏览型号RM48L550PGET的Datasheet PDF文件第15页浏览型号RM48L550PGET的Datasheet PDF文件第16页  
SPNS174
SEPTEMBER 2011
2.4
Terminal Functions
and
identify the external signal names, the associated pin/ball numbers along
with the mechanical package designator, the pin/ball type (Input, Output, IO, Power or Ground), whether
the pin/ball has any internal pullup/pulldown, whether the pin/ball can be configured as a GIO, and a
functional pin/ball description. The first signal name listed is the primary function for that terminal. The
signal name in Bold is the function being described. Refer to the I/O Multiplexing Module (IOMM) User
Guide for information on how to select between different multiplexed functions.
NOTE
All I/O signals except nRST are configured as inputs while nPORRST is low and immediately
after nPORRST goes High.
All output-only signals are configured as inputs while nPORRST is low, and are configured
as outputs immediately after nPORRST goes High.
While nPORRST is low, the input buffers are disabled, and the output buffers are tri-stated.
2.4.1
2.4.1.1
PGE Package
Multi-Buffered Analog-to-Digital Converters (MibADC)
Table 2-4. PGE Multi-Buffered Analog-to-Digital Converters (MibADC1, MibADC2)
Terminal
Signal Name
144
PGE
66
67
69
68
86
55
60
71
73
74
76
78
80
61
Signal
Type
Input
Input
Power
Ground
Input
I/O
Input
Pull Down
Pull Up
-
Programmable,
20uA
Programmable,
20uA
-
ADC1 event trigger input,
or GIO
ADC2 event trigger input,
or GIO
ADC1 analog input
Default
Pull State
-
Pull Type
Description
PRODUCT PREVIEW
ADREFHI
(1)
ADREFLO
(1)
VCCAD
VSSAD
(1)
(1)
-
ADC high reference
supply
ADC low reference supply
Operating supply for ADC
AD1EVT/MII_RX_ER
MIBSPI3NCS[0]/AD2EVT
AD1IN[0]
AD1IN[01]
AD1IN[02]
AD1IN[03]
AD1IN[04]
AD1IN[05]
AD1IN[06]
AD1IN[07]
(1)
12
The ADREFHI, ADREFLO, VCCAD and VSSAD connections are common for both ADC cores.
Device Package and Terminal Functions
focus.ti.com:
Copyright
©
2011, Texas Instruments Incorporated