RM46L450
RM46L850
SPNS184 –SEPTEMBER 2012
www.ti.com
UNIT
3.5 Power Consumption Over Recommended Operating Conditions
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
fHCLK = 200MHz
350 for PGE
Package
VCC digital supply current (operating mode)
mA
fVCLK
=
100MHz,
375 for ZWT
Package400
Flash in pipelined
mode, VCCmax
ICC
LBIST clock rate =
100MHz
VCC Digital supply current (LBIST mode)
mA
mA
Peak
RMS
PBIST ROM clock
frequency = 100MHz
TBD
240
10
VCC Digital supply current
(PBIST mode)
ICCPLL
ICCIO
VCCPLL digital supply current (operating mode)
VCCIO Digital supply current (operating mode.
VCCPLL = VCCPLLmax
No DC load, VCCmax
mA
mA
15
Single ADC
operational,
VCCADmax
15
ICCAD
VCCAD supply current (operating mode)
mA
mA
Both ADCs
operational,
VCCADmax
30
3
Single ADC
operational,
ADREFHImax
ICCREFHI
ADREFHI supply current (operating mode)
Both ADCs
operational,
ADREFHImax
6
read operation
VCCPmax
34
program, VCCPmax
37
55
read from 1 bank
and program
another bank,
VCCPmax
ICCP
VCCP supply current
mA
erase, VCCPmax
27
48
Device Operating Conditions
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850
TI [ TEXAS INSTRUMENTS ]
