RM46L450
RM46L850
www.ti.com
SPNS184 –SEPTEMBER 2012
1
SPICLK
(clock polarity = 0)
2
3
SPICLK
(clock polarity = 1)
4
5
SPISIMO
Master Out Data Is Valid
6
7
Master In Data
Must Be Valid
SPISOMI
Figure 5-14. SPI Master Mode External Timing (CLOCK PHASE = 0)
Write to buffer
SPICLK
(clock polarity=0)
SPICLK
(clock polarity=1)
SPISIMO
SPICSn
Master Out Data Is Valid
8
9
10
11
SPIENAn
Figure 5-15. SPI Master Mode Chip Select Timing (CLOCK PHASE = 0)
Copyright © 2012, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
153
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850