欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE555DRG3 参数 Datasheet PDF下载

NE555DRG3图片预览
型号: NE555DRG3
PDF下载: 下载PDF文件 查看货源
内容描述: PRCISION定时器 [PRCISION TIMERS]
分类和应用: 模拟波形发生功能信号电路光电二极管
文件页数/大小: 29 页 / 713 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号NE555DRG3的Datasheet PDF文件第5页浏览型号NE555DRG3的Datasheet PDF文件第6页浏览型号NE555DRG3的Datasheet PDF文件第7页浏览型号NE555DRG3的Datasheet PDF文件第8页浏览型号NE555DRG3的Datasheet PDF文件第10页浏览型号NE555DRG3的Datasheet PDF文件第11页浏览型号NE555DRG3的Datasheet PDF文件第12页浏览型号NE555DRG3的Datasheet PDF文件第13页  
www.ti.com
SLFS022H – SEPTEMBER 1973 – REVISED JUNE 2010
APPLICATION INFORMATION
Monostable Operation
For monostable operation, any of these timers can be connected as shown in
If the output is low,
application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (Q goes low), drives the output high,
and turns off Q1. Capacitor C then is charged through R
A
until the voltage across the capacitor reaches the
threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold
comparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q1.
V
CC
(5 V to 15 V)
R
A
4
7
6
Input
2
Pin numbers shown are for the D, JG, P, PS, and PW packages.
Figure 9. Circuit for Monostable Operation
Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the
sequence ends only if TRIG is high for at least 10 µs before the end of the timing interval. When the trigger is
grounded, the comparator storage time can be as long as 10 µs, which limits the minimum monostable pulse
width to 10 µs. Because of the threshold level and saturation voltage of Q1, the output pulse duration is
approximately t
w
= 1.1R
A
C.
is a plot of the time constant for various values of R
A
and C. The threshold
levels and charge rates both are directly proportional to the supply voltage, V
CC
. The timing interval is, therefore,
independent of the supply voltage, so long as the supply voltage is constant during the time interval.
Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges
C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long
as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V
CC
.
Copyright © 1973–2010, Texas Instruments Incorporated
Product Folder Link(s):
Î
Î
Î
5
CONT
RESET
DISCH
8
V
CC
R
L
OUT
THRES
TRIG
GND
1
3
Output
9