欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F4152IRGZT 参数 Datasheet PDF下载

MSP430F4152IRGZT图片预览
型号: MSP430F4152IRGZT
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路装置PC时钟
文件页数/大小: 82 页 / 1554 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F4152IRGZT的Datasheet PDF文件第39页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第40页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第41页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第42页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第44页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第45页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第46页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第47页  
MSP430F41x2  
MIXED SIGNAL MICROCONTROLLER  
SLAS648E -- APRIL 2009 -- REVISED MARCH 2011  
electrical characteristics over recommended ranges of supply voltage and operating free-air  
temperature (unless otherwise noted) (continued)  
10-bit ADC, timing parameters  
PARAMETER  
TEST CONDITIONS  
V
MIN  
TYP  
MAX UNIT  
CC  
For specified  
ADC10SR = 0  
ADC10SR = 1  
2.2 V/3 V  
2.2 V/3 V  
2.2 V/3 V  
0.45  
6.3  
performance of  
ADC10 linearity  
parameters  
f
f
ADC10 input clock frequency  
MHz  
1.5  
ADC10CLK  
ADC10OSC  
0.45  
3.7  
ADC10DIVx = 0, ADC10SSELx = 0  
ADC10 built-in oscillator frequency  
6.3 MHz  
f
f
ADC10CLK = ADC10OSC  
ADC10 built-in oscillator,  
ADC10SSELx = 0  
2.2 V/3 V  
2.06  
3.51  
100  
s  
f
f
ADC10CLK = ADC10OSC  
t
t
Conversion time  
CONVERT  
ADC10ON  
13  
f
from ACLK, MCLK or  
ADC10CLK  
ADC10DIV  
1/f  
s  
SMCLK: ADC10SSELx 0  
ADC10CLK  
Turn on settling time of the ADC  
See Note 1  
ns  
NOTE 1: The condition is that the error in a conversion started after t  
settled.  
is less than 0.5 LSB. The reference and input signals are already  
ADC10ON  
10-bit ADC, linearity parameters  
PARAMETER  
TEST CONDITIONS  
V
MIN  
TYP  
MAX UNIT  
1 LSB  
1 LSB  
1 LSB  
2 LSB  
2 LSB  
CC  
E
E
E
Integral linearity error  
Differential linearity error  
Offset error  
2.2 V/3 V  
2.2 V/3 V  
2.2 V/3 V  
2.2 V  
I
D
O
Source impedance R < 100   
S
SREFx = 010, Unbuffered external reference, V  
1.5 V  
2.5 V  
1.1  
1.1  
eREF+ =  
SREFx = 010, Unbuffered external reference, V  
3 V  
eREF+ =  
SREFx = 011, Buffered external reference (see Note 2),  
1.5 V  
Gain error  
E
E
2.2 V  
3 V  
1.1  
1.1  
4 LSB  
3 LSB  
G
V
eREF+ =  
SREFx = 011, Buffered external reference (see Note 2),  
2.5 V  
V
eREF+ =  
SREFx = 010, Unbuffered external reference, V  
SREFx = 010, Unbuffered external reference, V  
1.5 V  
2.5 V  
2.2 V  
3 V  
2  
2  
5 LSB  
5 LSB  
eREF+ =  
eREF+ =  
SREFx = 011, Buffered external reference (see Note 2),  
1.5 V  
Total unadjusted error  
2.2 V  
3 V  
2  
2  
7 LSB  
6 LSB  
T
V
eREF+ =  
SREFx = 011, Buffered external reference (see Note 2),  
2.5 V  
V
eREF+ =  
NOTE 1: The reference buffer’s offset adds to the gain and total unadjusted error.  
43  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!