欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F4152IRGZT 参数 Datasheet PDF下载

MSP430F4152IRGZT图片预览
型号: MSP430F4152IRGZT
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路装置PC时钟
文件页数/大小: 82 页 / 1554 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F4152IRGZT的Datasheet PDF文件第13页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第14页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第15页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第16页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第18页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第19页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第20页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第21页  
MSP430F41x2  
MIXED SIGNAL MICROCONTROLLER  
SLAS648E -- APRIL 2009 -- REVISED MARCH 2011  
watchdog timer (WDT+)  
The primary function of the WDT+ module is to perform a controlled system restart after a software problem  
occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed  
in an application, the module can be configured as an interval timer and can generate interrupts at selected time  
intervals.  
Basic Timer1 and Real-Time Clock (RTC)  
The Basic Timer1 has two independent 8-bit timers which can be cascaded to form a 16-bit timer/counter. Both  
timers can be read and written by software. The Basic Timer1 is extended to provide an integrated real-time  
clock (RTC). An internal calendar compensates for month with less than 31 days and includes leap year  
correction.  
LCD_A driver with regulated charge pump  
The LCD_A driver generates the segment and common signals required to drive an LCD display. The LCD_A  
controller has dedicated data memory to hold segment drive information. Common and segment signals are  
generated as defined by the mode. Static, 2--MUX, 3--MUX, and 4--MUX LCDs are supported by this peripheral.  
The module can provide a LCD voltage independent of the supply voltage via an integrated charge pump.  
Furthermore it is possible to control the level of the LCD voltage and thus contrast in software.  
Timer0_A3  
Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple  
capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.  
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare  
registers.  
TIMER_A3 SIGNAL CONNECTIONS  
MODULE  
OUTPUT  
SIGNAL  
INPUT PIN NUMBER  
OUTPUT PIN NUMBER  
DEVICE INPUT  
SIGNAL  
MODULE  
INPUT NAME  
MODULE  
BLOCK  
PM  
RGZ  
PM  
RGZ  
48 -- P1.5  
46 -- P1.7  
35 -- P1.5  
33 -- P1.7  
TA0CLK  
TACLK  
ACLK  
SMCLK  
TA0CLK  
TA0.0  
ACLK  
SMCLK  
TACLK  
CCI0A  
CCI0B  
GND  
Timer  
NA  
48 -- P1.5  
53 -- P1.0  
52 -- P1.1  
35 -- P1.5  
37 -- P1.0  
36 -- P1.1  
53 -- P1.0  
32 -- P3.3  
37 -- P1.0  
--  
TA0.0  
CCR0  
CCR1  
CCR2  
TA0  
TA1  
TA2  
DV  
DV  
SS  
CC  
V
CC  
51 -- P1.2  
45 -- P7.6  
--  
--  
TA0.1  
CCI1A  
CCI1B  
GND  
51 -- P1.2  
CAOUT (internal)  
ADC10 (internal)  
ADC10 (internal)  
--  
DV  
DV  
SS  
CC  
V
CC  
TA0.2  
CCI2A  
CCI2B  
GND  
45 -- P7.6  
ACLK (internal)  
DV  
DV  
SS  
CC  
V
CC  
17  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!