MSP430F530x, MSP430F5310
www.ti.com
SLAS677B –SEPTEMBER 2010–REVISED MARCH 2011
Port PU.0, PU.1 Ports
LDOO
VSSU
Pad Logic
PUOPE
PU.0
PUOUT0
PUIN0
PUIPE
PUIN1
PUOUT1
PU.1
Table 54. Port PU.0, PU.1 Output Functions(1)
CONTROL BITS
PIN NAME
PUOPE
PUOUT1
PUOUT0
PU.1/DM
Output disabled
Output low
PU.0/DP
Output disabled
Output low
0
1
1
1
1
X
0
0
1
1
X
0
1
0
1
Output low
Output high
Output low
Output high
Output high
Output high
(1) PU.1 and PU.0 inputs and outputs are supplied from LDOO. LDOO can be generated by the device
using the integrated 3.3-V LDO when enabled. LDOO can also be supplied externally when the 3.3-V
LDO is not being used and is disabled.
Table 55. Port PU.0, PU.1 Input Functions(1)
CONTROL BITS
PIN NAME
PUIPE
PU.1/DM
PU.0/DP
0
1
Input disabled
Input enabled
Input disabled
Input enabled
(1) PU.1 and PU.0 inputs and outputs are supplied from LDOO. LDOO
can be generated by the device using the integrated 3.3-V LDO
when enabled. LDOO can also be supplied externally when the
3.3-V LDO is not being used and is disabled.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
81
TI [ TEXAS INSTRUMENTS ]
