MSP430F673x
MSP430F672x
www.ti.com
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
Table 5. Terminal Functions, MSP430F67xxIPZ (continued)
TERMINAL
NAME
NO. I/O(1)
PZ
DESCRIPTION
General-purpose digital I/O
LCD segment output S9
P7.2/S9
P7.3/S8
P7.4/S7
P7.5/S6
P7.6/S5
P7.7/S4
P8.0/S3
P8.1/S2
P8.2/S1
P8.3/S0
85
86
87
88
89
90
91
92
93
94
95
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
General-purpose digital I/O
LCD segment output S8
General-purpose digital I/O
LCD segment output S7
General-purpose digital I/O
LCD segment output S6
General-purpose digital I/O
LCD segment output S5
General-purpose digital I/O
LCD segment output S4
General-purpose digital I/O
LCD segment output S3
General-purpose digital I/O
LCD segment output S2
General-purpose digital I/O
LCD segment output S1
General-purpose digital I/O
LCD segment output S0
Test mode pin – select digital I/O on JTAG pins
Spy-Bi-Wire input clock
TEST/SBWTCK
General-purpose digital I/O
SMCLK clock output
Test data output
PJ.0/SMCLK/TDO
96
97
I/O
I/O
I/O
I/O
I/O
General-purpose digital I/O
MCLK clock output
PJ.1/MCLK/TDI/TCLK
PJ.2/ADC10CLK/TMS
PJ.3/ACLK/TCK
Test data input or Test clock input
General-purpose digital I/O
ADC10_A clock output
Test mode select
98
General-purpose digital I/O
ACLK clock output
Test clock
99
Reset input active low
RST/NMI/SBWTDIO
100
Non-maskable interrupt input
Spy-Bi-Wire data input/output
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
13