MSP430F673x
MSP430F672x
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
www.ti.com
Table 83. Port P5 (P5.0 to P5.7) Pin Functions (MSP430F67xxIPN Only)
CONTROL BITS/SIGNALS(1)
PIN NAME (P5.x)
P5.0/S15
x
FUNCTION
P5DIR.x
P5SEL.x
LCDS15...8
0
P5.0 (I/O)
N/A
I: 0; O: 1
0
1
1
X
0
1
1
X
0
1
1
X
0
1
1
X
0
1
1
X
0
1
1
X
0
1
1
X
0
1
1
X
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
DVSS
S15
1
X
P5.1/S14
P5.2/S13
P5.3/S12
P5.4/S11
P5.5/S10
P5.6/S9
1
2
3
4
5
6
7
P5.1 (I/O)
N/A
I: 0; O: 1
0
DVSS
S14
1
X
P5.2 (I/O)
N/A
I: 0; O: 1
0
DVSS
S13
1
X
P5.3 (I/O)
N/A
I: 0; O: 1
0
DVSS
S12
1
X
P5.4 (I/O)
N/A
I: 0; O: 1
0
DVSS
S11
1
X
P5.5 (I/O)
N/A
I: 0; O: 1
0
DVSS
S10
1
X
P5.6 (I/O)
N/A
I: 0; O: 1
0
DVSS
S9
1
X
P5.7/S8
P5.7 (I/O)
N/A
I: 0; O: 1
0
1
X
DVSS
S8
(1) X = Don't care
108
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
