LMH0324
ZHCSIC8B –APRIL 2016–REVISED JUNE 2018
www.ti.com.cn
7.5.2 CableEQ/Drivers Register Page
Address Register Name
Bit
7
Field
Default Type
Description
CD_N pin status
adapt_cd
Reserved
RW 0 = CD_N indicates when Coarse Adaptation is done
1 = CD_N indicates carrier detect
6
RW Reserved
IN0 Power Save Override Control for Cable EQ
0 = Disable Power Save mode override. Automatic power
RW save mode when no input signal detected.
1 = Enable Power Save mode override. Power Save mode
control set by value in Reg 0x00[4:3].
5
reg_power_save_ov
IN0 Auto Power Save mode control for Cable EQ if Reg
0x00[5] = 1
00 = Enable Power Save mode when no input signal is
RW detected
Reset
CableEQ/Drivers
Registers
0x00
0x08
4:3
reg_power_save
01 = Disable auto Power Save mode
10 = Reserved
11 = Force Power Save mode
Reset registers (self-clearing)
0 = Normal operation
rst_cableEQ/Drivers_
regs
1 = Reset CableEQ/Drivers Registers. Register re-
initialization procedure required after resetting the
2
RW
CableEQ/Drivers Registers. Refer to the LMH0324
Programming Guide for details.
1:0
7:1
Reserved
Reserved
RW Reserved
R
R
R
Reserved
EQ Observation
Status
0x01
0x02
0x03
0x80
0x07
0x3F
0 = Adaptation not completed
1 = Adaptation completed
0
7
adaptation_status
Reserved
Reserved
Carrier Detect Status of IN0
0 = No signal present at IN0
1 = Signal present at IN0
6
5:3
2
IN0 Carrier Detect
freq_rate_det
R
R
R
Readback of rate detected
001 = 125M-270M
010 = 1.5G-3G
Observation Bit
0 = Power Save Mode is Inactive
1 = Power Save Mode is Active
power_save_status
Rate and Driver
Observation
Status
Observation Bit
0 = OUT1 Driver is Active
1
0
mute_tx1
mute_tx0
R
R
1 = OUT1 Driver is in Mute
Note: When muted, driver output remains at common mode
voltage.
Observation Bit
0 = OUT0 Driver is Active
1 = OUT0 Driver is in Mute
Note: When muted, driver output remains at common mode
voltage.
7:6
5:0
Reserved
MUTERef
RW Reserved
MUTERef Control
Digital MUTEref: Sets the threshold at which output will be
muted. See Digital MUTEREF
RW
.
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
7:0
7:0
7:0
7:0
7:0
7:0
7:0
7:0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0x00
0x00
0xA0
0x24
0x27
0x01
0x05
0x37
RW Reserved
RW Reserved
RW Reserved
RW Reserved
RW Reserved
RW Reserved
RW Reserved
RW Reserved
22
Copyright © 2016–2018, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
