ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢁꢇ ꢈ ꢂ ꢁ ꢃꢄ ꢅ ꢆ ꢁ
ꢉ ꢄꢊ ꢋ ꢌꢍꢀ ꢎꢀ ꢈ ꢏꢐ ꢑꢁ ꢀꢒ ꢀ ꢓꢔ
ꢕ ꢔꢕꢂ ꢓꢎꢌ ꢈꢓꢌꢍ ꢀ ꢎ ꢀꢈꢕꢂ ꢁꢓ ꢔꢖ ꢑ ꢐꢈꢑ ꢐꢒ
SLAS074D − DECEMBER 1986 − REVISED SEPTEMBER 2003
FUNCTIONAL BLOCK DIAGRAM
DIGITAL SECTION
23
20
POLARITY
Polarity
D1 (LSD)
D2
Latch
Latch
Latch
Latch
Latch
19
18
17
12
From Analog
Flip-Flop
Digit
Drive
Output
Section
D3
D4
Zero
Cross
Detect
D5 (MSD)
Control
Counters
Logic
22
CLK
25
Multiplexer
RUN/HOLD
27
OVER RANGE
28
13
B1 (LSB)
B2
UNDER RANGE
Binary
Coded
Decimal
Output
14
15
16
26
STROBE
21
BUSY
B4
24
B8 (MSB)
DGTL GND
ANALOG SECTION
R
C
C
INT
INT
INT OUT
4
AZ
C
ref
BUFF
OUT
AUTO
ZERO
C
C
ref−
8
7
6
5
ref+
Buffer
−
Integrator
−
Comparator
A/Z
INT
+
−
2
+
+
REF
IN+
Input
High
To
A/Z
Digital
Section
10
DE(−)
DE(+)
DE(−)
Z/I
A/Z
A/Z
DE(+)
Input
Low
3
9
ANLG
COMMON
INT
A/Z, DE( ), Z/I
IN−
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265