欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS90C187LF-NOPB 参数 Datasheet PDF下载

DS90C187LF-NOPB图片预览
型号: DS90C187LF-NOPB
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗1.8V双像素FPD -Link的( LVDS )串行器 [Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer]
分类和应用: 光电二极管
文件页数/大小: 21 页 / 1372 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DS90C187LF-NOPB的Datasheet PDF文件第9页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第10页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第11页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第12页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第14页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第15页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第16页浏览型号DS90C187LF-NOPB的Datasheet PDF文件第17页  
LVDS Interface / TFT Color Data Recommended Mapping  
Different color mapping options exist. Check with the color  
mapping of the Deserializer / TCON device that is used to  
ensure compatible mapping for the application. The  
DS90C187 supports three modes of operation for single and  
dual pixel applications supporting either 24bpp or 18bpp color  
depths.  
In the Dual Pixel / 24bpp mode, eight LVDS data lines are  
provided along with two LVDS clock lines (8D+2C). The De-  
serializer may utilize one or two clock lines. The 53 bit inter-  
face typically assigns 24 bits to RGB for the odd pixel, 24 bits  
to RGB for the even pixel, 3 bits for the video control signals  
(HS, VS and DE), 1 bit for odd pixel and 1 bit for even pixel  
which can be ignored or used for general purpose data, con-  
trol or L/R signaling.  
A reduced width input interface is also supported with a Sin-  
gle-to-Dual Pixel conversion where the data is presented at  
double rate (same clock edge, 2X speed, see Figure 10) and  
the DE transition is used is flag the first pixel. Also note in both  
8D+2C configurations, the three video control signals are sent  
over both the A and B outputs. The DES / TCON may recover  
one set, or both depending upon its implementation. The Dual  
Pixel / 24bpp 8D+2C LVDS Interface Mapping is shown in  
Figure 14.  
30151677  
A Dual Pixel / 18bpp mode is also supported. In this configu-  
FIGURE 15. Dual Pixel / 18bpp LVDS Mapping  
ration OA3 and OB3 LVDS output channels are placed in TRI-  
STATE® to save power. Their respective inputs are ignored.  
(Figure 15)  
In the Single Pixel / 24bpp mode, four LVDS data lines are  
provided along with a LVDS clock line (4D+C). The 28 bit in-  
terface typically assigns 24 bits to RGB color data, 3 bits to  
video control (HS, VS and DE) and one spare bit can be ig-  
nored, used for L/R signaling or function as a general purpose  
bit. The Single Pixel / 24bpp 4D+C LVDS Interface Mapping  
is shown in Figure 16.  
A Single Pixel / 18bpp mode is also supported. In this config-  
uration the OA3 LVDS output channel is placed in TRI-  
STATE® to save power. Its respective inputs are ignored.  
(Figure 17)  
30151679  
FIGURE 16. Single Pixel / 24bpp LVDS Mapping  
30151678  
FIGURE 17. Single Pixel / 18bpp LVDS Mapping  
30151676  
FIGURE 14. Dual Pixel / 24bpp LVDS Mapping  
13  
www.ti.com  
 
 
 
 
 复制成功!